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Section 1
INTRODUCTION
1.1 STATEMENT OF WORK
The information presented in this report is a summary of the Design Trade
Study for the Short Wave Infrared Monolithic Array Development program (NASA
contract NAS5-27800). Thr objective of this 24-month program is the develop-
ment of a monolithic self-sy ;,nned linear detector array technology for remote
sensing in the 1.1- to 2.4-pm spectral region. The basic linear imager will be
a monolithic, integrated circuit chip with two detector arrays, associated multi-
plexers, and output buffer amplifiers. These modules will be buttable so that
they may be assembled together to form linear arrays of several thousand
detectors. Each array will be optimized to operate in a different band in the
short wave infrared (SWIR) spectral region. RCA is developing the Pd2Si
Schottky barrier IRCCD technology for this application.
A proof-of-concept pushbroom focal plane will be developed and evaluated,
The Test Assembly will consist of five butted modules and associated control
electronics. This deliverable imager will have two linear detector arrays with
2,560 detectors each. The detector cross-track center-to-center spacing will
be 30 p m. The signal-to-noise requirement of the Test Assembly is 110 at the
specified SWIR wavelengths and working level irradiance (WLI). The nominal
operating temperature of the Pd2Si Schottky barrier IRCCD technology for this
radiometric application is 120K. The power dissipation budget at 120K is
27 p W per detector.
1.2 REPORT OVERVIEW
The Design Trade Study Report is divided into five technical sections. The
sections are entitled:
• Section 11 — High-Density Test Chip Evaluation
• Section III — Schottky Barrier IRCCD (Pd 2Si) Process Development
• Section IV — Dual-Band Module Design
• Section V — Test Assembly Design
• Section Vi — Bench Test and Calibration Lquipment.
Section II describes the measurements performed on the high-density IRCCD
test chip. This integrated circuit was designed and fabricated to verify new
design approaches required for the dual-band module. The test chip utilizes
30-pm center-to-center detector and CCD cross-track pitch; low-power, low-noise
amplifier designs; and new input/output CCD layout techniques.
Section III details the Pd2Si IRCCD process development. A driver in the
process optimization has been the attainment of detector yield and uniformity
equivalent to that attained in the more mature PtSi Schottky barrier process. A
second driver has been achieving adequate quantum efficiency at 2.22 Jim  (the
long wavelength band of interest) to meet the signal-to-noise requirement.
1-1
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Section IV presents the dual-band module architecture and highlights the
design features. The tradeoffs leading to the final design approach are dis-
cussed. The prn•jected sensor performanoi; Is presented.
Section V discusses the Test Assembly design. The development of the
hybrid substrate thick-flim technology is presented in detail. The substrate
dimensions, the issues concerning filter placement, and the interface considera-
tions are discussed. Also, the module alignment procedure is presented.
Section VI provides an overview of the Bench Test. and Calibrat!9n Equipment(BTCE). The BTCE section describes the module drive electronics, the optical
test configuration, and the scene simulator. The initial test results of the low-
noise signal conditioning Correlated Double Sampler (CDS) are discussed.
1-2
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Section 2
HIGH-DENSITY TEST CHIP EVALUATION
2.1 INTRODUCTION
A high-density Schottky barrier IRCCD linear array was designed and fabri-
cated by RCA in 1982. This 250-x-125-mil test chip has provided and will continue
to provide very useful data on performance of high-density designs. The test chip(designated TA11395) is a shortened version of the baseline design for the NASA
Short Wave Infrared (SWIR) Detector Array.
The TA11395 is a 192-detector linear array with a 30-µm center-to-center
detector pitch. The test chip is shown in Fig. 2-1. The detector readout consists
of a parallel-to-serial buried-channel, double polysilicon CCD shift register.
Adjacent to the Schottky output register is a companion. CCD register with a fill-
and-spill input layout orthogonal to the register as required for end-to-end abut-
ment of imagers. A schematic of the chip is given in Fig. 2-2.
The test chip has three floating diffusion outputs. Two of the outputs employ
a new, low-power NMOS amplifier design. These amplifiers are the output circuitry
for the detector register and the companion register. The third output is a buried-
channel NMOS amplifier design. This output circuit will be used to investigate a
combined single-stage, on-chip amplifier/JFIiT buffer for low noise performance.
As of this writing the following has been demonstrated. First, the 192-stage
output register has been operated with electrical word input at room temperature.
A single output pulse may be seen in Fig. 2-3. The register exhibits adequate
dynamic range and good transfer efficiency for the anticipated SWIR application
(QMAV^l x 106 electrons). Second, the low-power amplifiers exhibit adequate
slew rate for typical earth resources applications. Third, the low-power amplifiers
operate with excellent on-chip power dissipation of approximately 4.5 mW.
The following sections detail the measurements that have been made to date on
the test chip. It is planned that additional measurements will be made during the
second quarter of 1983 to assess the test chip's imaging capability.
2.2 CCD REGISTER PERFORMANCE
Close examination of the TA11395 CCD characteristics provided information on
optimum operating conditions and provided detailed performance data. A square
wave electrical input word applied to the test chip CCD register input results in the
signal output as shown in Fig. 2-4. By varying the amplitude and level adjustments
of the CCD clock phases, the input source, and the do gate structures, proper
operation and maximum signal output may be ensured.
The directionality of charge transfer is assured by proper adjustment of the
gate and register voltages. As a check on the conditions considered to give best
operation, these voltages were converted to VMB potentials (V MB is the CCD channel
potential with respect to substrate, the VMB level varies with applied gate potential).
The transfer functions were measured to be:
's
^l
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These transfer functions were obtained by measurements of VNIB potentials on the
TA11395 CCD register. The CCD was made conductive fist by varying poly 1
gates while holding poly 2s at 10 V and then varying poly 2 gates while holding
poly is at 10 V.
A table of the VNIB potentials demonstrated to give best CCD performance is
given in Table 2-1. A plot of the V i1113 gate potential levels, along with the input
source and output drain potentials is given in Fig. 2-5. From the plot it may be
seen that the input fill-and-spill operating potentials and the floating diffusion
reset potentials are indeed compatible with the CCD register oi , crating conditions.
The nominal potential step in the channel is shown to be 4 V.
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Fig. 2- 3 An example of jutput pulse resulting from electrical
word input at room temperature.
With proper device functioning assured, the CCD transfer efficiency was
determined. In CCD devices the transfer inefficiency, E, is commonly measured
rather thiin the efficiency. When using a square wave electrical input signal,
t is most evident immediately following a transition in the input signal level.
If the transition from low to high level is utilized, the inefficiency may be
computed by the ratio of AV to V, with these quantities depicted in Fig. 2-6.
The value of e is calculated employing the relationship, nt = AV/V where n=
number of transfers ( o = 192x2 for TA 11395) . For the test device, AV was
found to be 5 mV out of a total V = 520 mV. The transfer inefficiency was thus
found to be t = 3x10-5. Tlus value of t was for room temperature operation and
is expected to increase only slightly at 120 1 K operation.
The floating diffusion capacitance, C FD at room temperature, was determined
by measuring the rms sig,ial current, I5 (nanoamperes) , at the CCD drain output
due to the rms charge being transferred to the CFD. A sensitive electrometer
connected in series with a shielded 18-V drain supply was used (see Fig. 2-7).
The CFD was calculated using t.ae eypression
I S t
CFD AV FD
where t = the time required for one charge transfer
JV FD
 = the output voltage divided by the gain of the on-chip amplifier.
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Fig. 2-4. Operational CCD register response to
applied square wave.
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For the TA11395 device operating at a 284-kHz clock rate t = 3.5x10 -6s. Taking
a AVFD at half full-well capacity, AVFD 0.95 and IS = 17.5 nA, the resulting
floating diffusion capacitance is C FD = 0.065 pF. This value agrees closely with
predictions based on the layout of the floating diffusion output. With the value
of the floating diffusion capacitance known, the charge capacity of the register
was computed. The full-well charge capacity was shown to be:
CFD VFDmax
N
	
e	 q
or
_ 0.065 pF x 1.9 V
	
Ne	
1.6x10-19
 c/e
N  = 770,000 electrons
The storage gate dimensions of the TA11395 CCD register are 10-x-32 Km. Thus,
the charge capacity of the buried n-channel register is 2.4 x 10 11 electrons/cm2,
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2.3 ON-CHIP ENHANCEMENT AMPLIFIER
The surface channel enhancement FET amplifier is a two-stage source follower
design (shown in Fig. 2-8), having a final stage external load resistor which is
placed off the focal plane to reduce power dissipation. The amplifier was designed
during the MLA Instrument Definition Study employing R-CAP (RCA circuit
analysis program).
The amplifier was characterized by measuring its linearity, gain, power
dissipation, slew rate, and output noise. The amplifier for the main CCD register
of devices, TA11395-1A64 Lind TA11395-1B40, were the particular circuits analyzed.
The characteristics of both devices were essentially identical. The linearity of the
amplifier is displayed in the Vout versus Vin curves on Fig. 2-9. Three values
of load resistance, RS, were used: 3.9K, 6.OK, and 10.OK ohms. The gain and
range over which s1% nonlinearity exists, for each resistance value, are also
indicated. The 1OK-ohm R S provides the largest gain and a linear range of 2.3
V. Using this value of RS the first and second drain voltages — VR1 and VD2
were varied to determine optimum operating voltages. The optimum is that set of
voltages yielding the greatest linearity, where any further ins-ease in voltage
produces only a marginal increase in linearity. This criterion simultaneously
minimizes power dissipation. As indicated by Fig. 2-10, the intermediate voltage
settings were chosen as optimum for this design. The gain was measured to be
0.553.
Power dissipation for the amplifier was measured with R S = 10K ohms and three
sample settings of V D1 and V D2 . As indicated by the PTC^TAL column of Fig. 2-11,the dissipation is lower than the RFP goal of 11.9 mW. The nominal voltage settings,
chosen on the basis of linearity and power, are V D1 = 15 and VD2 = 12. The on-
chip amplifier power dissipation for the nominal conditions is only 4.5 mW.
Fig. 2-8. SCCD design.
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The slew rate of the amplifier can be seen by the rise and fall time displayed
by the video CCD output signal (see Fig. 2-12). It is estimated that the slew rate
is on the order of 5 V/µs. The output noise characteristics of the amplifier were
measured and compared to the output noise of a buried-channel FET amplifier.
These measurements are discussed in Section 2.4.
Table 2-2 summarizes the measured enhancement amplifier characteristics
just discussed.
TABLE 2-2. DEVICE TA11395-1A64-A AMPLIFIER CHARACTERISTICS
I
Linear Range (?99%)
	 2.3 V
Gain
	 0.553 VDI = 15 V, VD2 = 12 V
	
Power Dissipation	 4.5 mW
Slew Rate
	 5 V /µs	 1
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Fig. 2 -12. TA11395 pixel output at low drain supply voltages.
2.4' BCCD FET AAIPLIPIER
Amplifier output noise measurements were performed to evaluate the buried-
channel FET (depletion device) single-stage source follower as an alternative to
the surface-channel (enhancement) FEF two-stage source follower. The depletion
FET would be coupled in the test assembly with a low noise JFET buffer amplifier
to provide an output drive impedance comparable to that of the two-stage source
follower. These measurements concluded that for a bias ?12 V applied to the input
gates of both amplifiers, the I/f noise corner frequency of the depletion device
is 90 kHz. No corner frequency is evidenced out to the measurement equipment
limit of 220 kni, '^•, the enhancement amplifier. I hose results are consistent with
previous RCA measurements which indicated significantly lower noise for deple-
tion FET devices (BCCD) than achieveable with enhancement FET devices (SCCD).
The schematics of the measurement setups used to evaluate the BCCD FET
and SCCD two-stage amplifier are shown in Fig. 2-13. A chip (TA11395) with
SCCD and BCCD on a common substrate was mounted in a Textool Socket, pro-
vided with battery supplies 1, 2, and 3 (for biasing), and enclosed in an aluminum
box for electromagnetic shielding; thus, this eliminated power supply and external
noise sources. Low— and high—frequency capacitive filters wer'_ provided to
minimize drain noise crossover between amplifiers while both amplifiers were
energized. Two TA 11395 test devices from the same processing lot ( 1A64 and
1B40) were evaluated. The spectral noise at the output of the SCCD is shown
in Fig. 2-14 as the upper t~aces on a spectrum analyzer ( 10-kHz resolution) . The
BCCD noise spectrum is displayed on the lower traces. To obtain better resolution
the noise spectrum was measured using an amplifier (spectral gain characteristics
previously measured) , coupled to a wave analyzer. The noise data were taken for
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device TA 11395-LA 14 and is plotted in Fig. 2-15. A 200-Hz bandwidth was employed
at each measurement frequency. In addition to the 90-kHz corner frequency
described previously it is evident that the BCCD amplifier noise at the 1/f corner
frequency is 16 nV/VIlz which is 25 nV/ Hz less than tie SCCD. The corner fre-
quency is in ngreement with that measured by Brodersen and Emmons. 1 For
compurison, measurements were made on a BCCD with lower depletion implant level.
The data for this BCCD is also plotted in Fig. 2-12,
Time domain measurements of the noise were made as another means of investi-
gating the relative noise characteristics. The wideband (1-MHz) noise shown in
Fig. 2-16a is that of the SCCD, and in Fig. 2-16b that of the BCCD. Figure 2-17
shows the reduction in low-frequency noise and peak-to-peak noise amplitude
resulting when the noise is passed through a 1-kHz low-pass filter. This indicates
the reduced noise amplitude that would result when operating in cascade with a
correlated double sampler with a 1-10-1z low-pass characteristic.
Further output noise measurements indicate that the BCCD amplifier noise
level increases with increasing input impedance and decreases with decreasing
gate potential. The schematic of the measurement setup used is essentially the
same as that shown in Fig. 2-11b, except that power supply 2 is replaced with a
variable supply (without capacitive filters) and a resistor connected From the
positive terminal to VDRX. Using two values for ZIN - 10K and 61.1K ohms -
the peak-to-peak noise voltage, Vn at selected values of VDRX is plotted in
Fig. 2-18. It is seen that at V DRX = 14.5 V, ZIN = 61.1K, the measured noise
output is then 0.32 mV peak-to-peak. This is 0.09 mV larger than the expected
noise if one assumes that the only increase in noise will be due to resistor Johnson
noise. The total noise due to both noise sources may be calculated employing the
equation:
2 V 2	 2
V ne - ^R +VBCCD
where	 V  = P-P thermal noise contributed by input resistor
V BCCD = P-P BCCD noise without input resistor.
G
The peak-to-peak thermal noise contributed by the input resistor, V R , is 0.16 mV	 kcalculated using the expression
V  = 10 KTBR
where K = Boltzmann's constant, 1.38x10 23 Joules/°K
T = 300°K
B = Bandwidth (1 MHz)
R = Resistance in ohms (61.1K)
1. R. Brodersen and S. Emmons, "Noise in Buried-Channel Charge-Coupled
Devices," IEEE Transactions on Electron Devices, vol. ED-23, no. 2,
February 1976.
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Fig. 2-15. Noise spectrum of buried amplifier and surface amplifier.
The value of VBCCD was measured as 0.16 mV (see Fig. 2-14b). The resultant
Vne is therefore 0.23 mV. The additional noise is due to impedance effects at
the input. Similarly, the noise output measured at 14.5 V, ZIN = 10H is 0.18 mV
which is 0.008 mV larger than Vne which is calculated to be 0.172 mV. Thus;
there is an increase in the noise level as the input impedance increases. This
same effect is evident in the SCCD FET amplifier. The operational noise level
of the BCCD amplifier, in tY ' clocked floating diffusion reset mode, is the focus
of another noise investigation currently in progress.
The conclusion to be drawn from these measurements is that a single-stage
CCD FET on-chip amplifier provides lower noise performance than a two-stage
enhancement FET on-chip amplifier. The voltage gain (AV) for the buried-
channel FET on the TA11395 was evaluated. The FET was configured as a source
follower amplifier for all the operating modes that were investigated. The buried-
channel FET has a gate width of W = 10 pm and a gate length of L = 11 µm. The
source follower transfer characteristics for two values of source resistance (RS)
are shown in Fig- 2-19. A maximum linear range of 7.5 to 11 V is obtained for
R S
 = 20 kfl. The gain for this value of resistance is A V = 0.624 at room temper-
ature. This linear range is compatible with the nominal CCD operating potentials.
This may be seen by examining the floating diffusion and CCD channel potentials
displayed in Fig. 2-14.
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Fig. 2-19. Buried-channel FET source follower amplifier linearity.
The on-chip power consumed by the amplifier with .he 20-ko resistor is 8.9 mW.
In an effort to reduce this consumption a circuit was tested using a JFET (2N4869)
as a constant current source load for the BCFET. It was expected that with the
high RDg of the JFET lower power and high gain would be achieved, while the
constant current would help maintain high linearity.
The circuit configuration with the JFET load is shown in Fig. 2-20. Plotting
the voltage, VOUT across the JFET load with three values of load current as a
function of applied BCFET gate potential, VIN results in the graph of Fig. 2-20.
With 400 pA of load current an adequate linear range of 8 to 10 V was obtained
while reducing the power consumed to 7 mW. The gain increased to AV = 0.836.
Investigation of the JFET load will be continued.
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A typical output waveform from the BCCD floating diffusion amplifier may be
seen in Fig. 2-21. This output structure does not have a do isolation gate be-
tween the reset drain and the floating diffusion. The register is operating at a
300-kHz rate, corresponding to a dual-band module frame time of 1.8 ms. The
load resistor is 10 kn.
200 mV/DIVISION 1 gs/DIVISION
Fig. 2-21. Typical output waveform from the BCCD floating
diffusion amplifier.
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Section 3
SCHOTTKY BARRIER IRCCD (Pd 2Si) PROCESS: DEVELOPMENT
3.1 INTRODUCTION
Monolithic, 32-x-64, interline transfer Schottky barrier (SB) IRCCDs using
thin palladium -silicidedetectors, which are sensitive in the 1- to 3.5-µm spect^al
band, have been developed as process test vehicles for the SWIRS technology
development.
The main advantage to using the silicon Schottky barrier IRCCD sensor
technology is that these monolithic IRCCD arrays are fabricated using standard
integrated circuit silicon technology and standard LSI processing techniques.
Therefore, it is possible to construct blemish-free area and line arrays with
high-density designs and large numbers of elements (>8000). In addition,
Schottky barrier focal plane arrays (FPAs) have considerably higher photo-
response uniformity than that achieved by other FPA detector technologies;
typically, nonuniformity is below 1%.
A process for the fabrication of thin-film (20 to 200 X) Pd Si detectors
with varying optical cavity dielectrics is under development. 2fhe effect of
changes in process parameters (film thickness, dielectric thickness, heat
treatment) on the detector sensitivity, dark current, and CCD transfer effi-
cency are the subjects of this discussion.
3.2 Pd 2Si DETECTOR AND FPA TECHNOLOGY DEVELOPMENT
Our effort is aimed towards developing a high-yield process for the
fabrication of Pd2Si FPAs. These arrays and the individual Pd2Si detectors
are optimized for highest quantum efficiency in the 2.2-um SWIR band and
lowest possible dark current consistent with the radiometric accuracy required
by the specifications (6 nA/cm 2 at 120°K and small reverse bias). An effort
in the characterization of the 11f noise characteristics as a function of guard
ring doping, surface channel implant, and heat treatment cycle is now being
launched.
3.2.1 Fabrication Yield and FPA Characterization
The fabrication yield and FPA characterization effort utilized the 32 x 63,
TC1247 array mask set. Figure 3-1 illustrates the interline transfer organiza-
tion of ;his IRCCD. The important achievements in this effort are:
• Reduction of the average black-spot density due to alteration in the
heat treatment and etch procedures of the Pd 2Si detectors.
• Improvement in thickness control on Pd2Si films.
• Elimination of CCD yield loss due to Pd residues on the wafer. This
was achieved by introducing several redundant etch steps, after the
detector formation.
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Fig. 3-1. Interline transfer.
• Elimination of the aluminum adhesion problem, i.e., the adhesion of Al
pads to the oxide surface of the chip due to residues of Pd on the
oxide. This problem limited the chip bonding yield.
• Realization of the effect of Pd2Si detector heat treatment cycle on
the transfer efficiency of the CCD. It was determined that high
anneal temperatures degrade the low-light-level performance (without
fat zero).
• Two good quality 32-x-63-element Pd2S1 arrays were delivered to
J. Lorance at Princeton University for independent evaluation.
3.2.2 Optimization of Pd2Si Detector Sensitivity
The optimization of Pd2Si detector sensitivity used the test diode mask set
TA13473. This mask set provides a 35-mil diameter circular detector structure
with a guard ring, an optical cavity dielectric, and an aluminum mirror reflector(see Fig. 3-2).
The quantum efficiency is also measured on test detectors fabricated on the
TC1247 array mask set (along side the actual 32-x-63-element array). This test
device is shown on Fig. 3-3 and is approximately 520 mi1 2 in area.
All quantum efficiency measurements are performed against a 1000°C black-body
source with 0.5-inch aperture diameter. The radiation is incident on the detector
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through a filter wheel and a uarium-flouride window. The detectors are approxi-
mately 16 cm away from the black-body aperture. We do not correct for reflec-
tions on the front surface of the window, but we do correct for reflections on
the front surface of the filters. We expect that the effective FPA sensitivity
would correspond to these quantum efficiency unless the low-light-level CCD
performance is degraded by some fixed trapping effects. The main achievement
of this effort is identifying three high sensitivity Pd 2Si detector processes
(see Fig. 3-4).
• The 15I/15V-type A detector process is a high-temperature process
that yields a diffused silicide-silicon junction. This detector process
was implemented on the 32-x-63 TC1247 FPA. The resulting arrays
have practically no black spots, very low defect density up to
15 V net bias on the detectors, and less than 0.4% white spots above
this bias.
• The 14B/11G/L36-8 type C detector process is an intermediate tem-
perature process which was implemented on 32-x-63 TC1247 FPA. The
resulting arrays had good low-light-level performance, but with high
average black-spot density, typically ti0.75%, and the FPA sensitivity
varied by a factor of two from one side of the wafer to the other.
• The 2T/15P/14L type C detector process is a low-temperature process
that yields an abrupt si licid e- silicon junction. Our effort will be
focused on the further development of this high-sensitivity process
with a tuned optical cavity.
• The development of an alternate (FPA) process that calls for completing
the CCD regisiers fabrication including Al contact sinter before the
fabrication of the on-chip Pd2Si detectors. This aluminum contact
sinter process will improve the ohmic contact to diffusions and poly-
silicon gates and reduces the 1/f noise in the output amplifier. This
process calls for covering the CCD array with etch resistant dielectric
before forming and etching the.Pd2Si detectors. This process is
currently under development. Independent measurements of the noise
floor on Pd2Si chips delivered to Princeton University suggest that this
noise floor is 140 electrons (CDS processed noise). This floor may be
acceptable without the need of this special FPA fabrication process.
3.3 PHOTORESPONSF OF Pd 2Si SCHOTTKY BARRIER DIODES
The structure of the Pd2Si Schottky barrier diode (SBD) is illustrated in
Fig. 3-5. The SWIR radiation is incident on the detector through a single-layer
antireflection (AR) coating and t^e silicon substrate. The IR radiation is
absorbed in the thin, 20- to 200-A, Pd 2Si film. The single-layer Aft coating
results in a 30% increase in optical absorptance at the tuning wavelength. Optical
absorptance in the Pd 2Si film is maximized by the effect of an optical cavity
placed above the detector. The optical cavity is composed of a dielectric layer
and an aluminum mirror. The proper choice of the dielectric layer thickness and
index of refraction is essential to achieve the maximum improvement in sensitivity.
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Fig. 3-4. Responsivity of AR-coated Pd 2Si detectors.
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Fig. 3-5. Schottky barrier detector with optical cavity.
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The photoresponsivity of two types of Pd2Si SBDs is shown in Fig. 3-5.
The type A Pd2Si SBD corresponds to a diffused junction, whereas the type B
Pd2Si SBD is an abrupt junction with a near optimal thickness of the silicide
layer. Both devices are fabricated with a tuned optical cavity and an AR coat.
The sensitivity of type B SBD iL, twice that of type A. In our detector fabri-
cation process, we aim at optimizing the photoresponse around 2 . 22 Ji m,  to
achieve a SNR equal to or larger than 110 with the Pd2Si -IRCCD sensor at this
band. Because the photonesponsivity of the Schoitky barrier detector increases
with higher photon energies, we expect considerably higher SNR at the 1.65-pm
and 1 . 25-pm bands. The best quantum efficiency measured on single elements
type A and B Pd2Si -SBDs in the three SWIR bands is presented in Table 3-1.
The average quantum efficiency measured on a wafer is somewhat lower than
the best values reported here. The 151 and 15P devices were fabricated on a
32-x-63-element array, whereas the 2T device was fabricated on test diode
structures.
3. 3,1 Tuning t he Optical Cavity
Optical transmission (T) and reflectance (R) measurements in the SWIR
were conducted on thin Pd and Pd2Si films on silicon. The absorptance (A)
at 1.65-pm and 2.22-pm bands was computed from:
A = 1 - T - R
	
(3-1)
where the reflectance is calibrated against an aluminum mirror. The absorp-
tance of thin Pd2Si films is plotted versus Pd2Si film thickness, t, over the
absorption length, ( 1/a) in Fig. 3-6. The 2.2-pm absorptance stays high
over a wide range of Pd2Si film thickness — between 0 . 5 to 1 . 5 times an ab-
sorptance length.
Thin Pd2Si film absorbs more SWIR radiation than thicker films, (t > > 1/a);
this is consistent with previously reported data. 10,11 The optical absorptance
of Pd2Si films on silicon were computed from fresnel equations. This calculated
absorptance at 2.22 pm against Pd2Si film thickness is also shown on Fig. 3-6.
The index of refraction and the absorption coefficient, a,, of thin Pd2Si at
2.22 pm and 1.65 pm were determined from the absorption calculations that
yields best fit to the data.
The calculated optical constants at 2.2 pm are used in determining the thick-
ness of the cavity dielectric that will result in maximum optical absorptance in
Pd2Si films at 2.22 pm. The Pd2Si detector responsivity is presented in Fig. 3-5
for types A; B SBDs have tuned optical cavity at 2.22µm.
Tuning the optical cavity with a low index of refraction dielectric (type 2)
results in a broad absorptance peak as a function of the thickness of the cavity
dielectric in both the 1.65- and 2.22-pm bands.
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Fig. 3-6. Infrared absorptance in thin Pd 2Si films.
An example of this is seen in Fig. 3-7 and 3-8, where dielectric number 2
has a lower index of refraction than dielectric number 1. For the 1413 devices
at a given cavity dielectric thickness, the absorption in the 1.65- and 2.22-14m
bands remains around 60%. By using the higher cavity dielectric index of
refraction dielectrics (type 1) the magnitude of the absorptance changes between
different spectral bands, as in the cases of 15I and 15P devices. The absorp-
tion characteristics of device 15P is undesirable. The cavity of the 15P device
is mistuned and a resultant absorptance null occurs at 1.65 pm. The correct
ca^rity dielectric thickness should retain relatively high optical absorptance in
all SWIR bands. The thickness of the cavity dielectric number 1 required to
tune the detector at 2.22 pm is smaller than the thickness of dielectric number 2
and hence easier to deposit uniformly.
Figures 3-9, 3-10, 3-11, and 3-12 demonstrate the absorptance nulls in
PtSi and Pd2Si detectors. Figure 3-9 is a plot of PtSi photoyield versus photon
energy for two PtSi detectors: 11H-75 and 12M-12. 11H-75 is a PtSi detector with
type 2 dielectric whereas the 12M-12 represents a PtSi detector with a cavity
tuned at 4.3 11m using type 1 dielectric. As can be seen on Fig. 3-9 and
3-10, optical cavity tuning enhances the photoyield and responsivity at the
tuning wavelength but introduces some optical nulls at 1 and 2.2 um. Figures
3-11 and 3-12 are plots of the photoyield and responsivity of type B Pd 2Si SBDs,
15P-40, and 2T-5. Detector 2T-5 represents a Pd 2Si SBD with cavity dielectric
considerably thicker than that required to tune the cavity at 2.2 1,m. As a
result, an absorptance null at 1.65 um is observed in the 151 3 -40 detector
characteristic.
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3.3.2 Responsivity Equations
The photoyield of an ideal Pd2Si Schottky barrier detector is given by the
following equations: 10
Y (a) _
	
( 1 -	 ms) 2	 (3-2a)
F	 2	 hu
(hu - W
	 ) 2
C	 ms	 (3-2b)
1	 hu
where AM is the absorptance in the Pd 2Si at wavelength A; G(A) is the internal
quantum efficiency gain due to hot-hole scattering (reflection) at the silicide
dielectric interface; Wms is the barrier height; hu is the photon energy; and C1
is the quantum efficiency coefficient.
The barrier height for Pd2Si SBD is approximately 0. 35 eV. The photo-
yield of thin-film Pd2Si SBD in the three SWIR bands can be calculated by
substituting photon energies from Table 3-1 into equation 3-2a.
Y (1.25) = 8.25 GA (1.25 um)%	 (3-3)
Y (1.65) = 5.05 GA (1.65 um)%	 (3-4)
Y (2.22) = 2.2 GA (2.22 um)%	 (3-5)
The quantum efficiency gain, G, is assumed to result from the scattering
of hot-holes on the silicide film boundary. G is greater than or equal to unity
and can be modeled by the following approximate equation:
nt/L
ems
	
(1 - e
	 }}
G = 1 +	 --	 (3-6)
1 - Tms
T
where
L	 hu
n =— In j
2t	
w ms
and t is the thickness of the silicide layer, L is the attenuation length, and
n represents the maximum number of chances that a hot-hole (with energy hu)
has for emission into the silicon. 10 The solution to equation 3-6 as a function
of L/t for w ins = 0.35 eV and A =1.25, 1.65, and 2.22 pm is shown on Fig. 3-13.
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Fig. 3-13. Calculated quantum efficiency gain for Pd 2Si SBDs.
The theoretical limit on the quantum efficiency gain of a Schottky barrier de-
tector due to surface scattering is given by: 10
This corresponds to the condition when all hot-holes are emitted into the silicon
The maximum values of the quantum efficiency gains calculated from equation
3-8 are 9.5, 6.3, and 4.95 at 2.22, 1.65, and 1.25 um, respectively. A multi-
plicative process is another quantum efficiency gain mechanism. It occurs when
a hot-hole with high energy imparts part of its energy in a carrier-carrier
collision to another hole. This may result in the emission of two hot-holes into
the silicon for each high-energy photon absorbed.
Using equation 3-2a, the photoyield measurements conducted on Pd 2Si SBDs
with various Pd2Si layer thickness and the results of the calculations of optical
absorptance, A, of Fig. 3-7 and 3-8 we calculate the internal quantum efficiency
gain, G, as shown in Table 3-1. The process used in the fabrication of the
2T-type Pd2Si detector results in the highest quantum efficiency gain and hence
the highest photoyield in all three bands, in spite of lower optical absorptance.
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The quantum efficiency gains calculated from the photoyield measurements are
below the maximum gain values given by equation 3-8 in all bands except in the
1.25-um band. For the 2T device, we compute a gain of 10.9 at 1.25 1,m which
is over twice the maximum valve expected from equation 3-8 which is 4.95. The
difference may be due to higher optical absorptance than calculated or a multi-
plicative process.
Also from Table 3-1, we observe that the photoyield of the abrupt junction
detectors 2T and 15P at 2.22 um is higher than that measured on the diffusedjunctions 151. This is due to the optimization of the silicide thickness and the
thinner interface region in an abrupt junction and hence a reduced probability
of back scattering of hot holes at the interface.
3.4 DARK CURRENT CHARACTERISTICS
Measured dark current characteristics of thin PtS1 and Pd2Si SSDs as a
function of operating temperature are shown on Fig. 3-14. The detectors are
fabricated on N - guard rings to avoid dark current spikes caused by excessive
edge leakage. The measured dark current data are described by the'Richardson
thermionic emisolon model:
JD = A * r2e-r, Yms/KT	 (3-9)
where A* is the Richardson ewlssion constant for holes in silicon (ideally 32
A/cm 2K 2). The detector temperature is in °K, q is the electronic charge in
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Fig. 3-14. Measured dark current characteristics for
Pd 2Si and PtSi detectors.
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coulombs, T ms is the activation energy or barrier height in eV, and K isBoltzmann's constant. The activation energy ieasured on the Pd2Si 11G
Schottky barrier detector is 0. 37 eV; for PtSi it is either 0. 18 or 0.2 eV, and
hence a higher dark current density is observed for PtSi over Pd2Si at any
temperat ure .
The Pd2Si single-stage CCD structure (see Fig. 3-15) was used in evaluating
the effect of bias potential on the dark current activation energy and the value
of the Richardson factor estimated from the thermionic model. The data are
plotted on Fig. 3-16. The measurements show rapid decline in the activation
energy between 0. 35 and 0. 29 eV when the detector bias chanved between 4 V
and 8 V. The value of A* also decreased from 1.2 A/cm 2 K 2
 to 0.25 A/cm2K2
over the same bias range.
The dark current density as a function of reversed bias voltage is shown in
Fig. 3-17 for 11G type Pd2Si detector at 130K. The dark current data illustrate
a high reversed breakdown voltage, 34 V. The dark current L'ensity estimated
on the 11G type Pd2Si detector at 120K i,s around 2 nA/cm 2 at 5 V net reverse
bias. From Fig. 3-17 we observe the same gradual increase in the dark current
density with reverse bias, there after the dark current is constant above 11 V
bias. The decline may be due to the Schottky image forces at the interfaces.
Shown also in this diagram are preliminary dark current measurements of the
high-sensitivity 2T process. The data show an approximate increase in dark current
by a factor of 2 over the 14B / 1 1G process. These data, however, were taken with the
parallel transfer gate biased at +20V and in actual practice this gate will be operated at a
much lower bias. Dark current measurements at lower bias levels will be measured and
it is expected the device dark current will be approximately equal to the 14B /11G process.
VT	 VS	 G4	 G5	 Ge	 VD
Pd2Si	 I
FD 
Fig. 3-15. Pd 2Si detector — single-stage CCD.
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3.5 TRANSFER CHARACTERISTICS OF Pd 2Si FOCAL PLANE ARRAYS (FPAs)
The transfer characteristic of Pd2Si detectors was measured on the 32-x-63
series parallel series interline transfer FPA, with a 23 to 24% fill factor. The
devices were operated with 60 frames per second and f/2 silicon optics. Imaging
with Pd2Si in the 1 to 3.5 um wavelength region, results in no optical background
signal. Therefore, the output voltage of the FPA corresponds to the: optical
signal and the dark current at the operating temperature.
The optical transfer curve of the 32-x-63-element IRCCD was measured on
the 15L devices at 77K and is shown on Fig. 3-18. The detectors are read out in
the charge reset or vidicon mode. The FPA was illuminated by a black body
through neutral density filters and a square aperature. The image of the apera-
ture corresponds to 5-x-5 pixels in the output video. The output voltage of
the Pd 2Si FPA was measured at the center pixel in the aperture image. The re-
sponsivity of the Pd2Si IRCCD is linear with incident radiation calculated in
the 1- to 3.5-um spectral band. The drop in the output voltage measured without
bias charge compared to that with bias charge is indicative of a loss in the MTF
due to trapping in the BCCD when operated without bias charge at 77K. The
saturation in the output voltage corresponds to the maximum charge that the
detector node capacitance can integrate under its bias conditions. In the
vidicon readout mode, no blooming occurs when the device is illuminated with in-
tensitives above the saturation intensity. The measured temporal noise, Vn,
of the array in the dark is 2 mV p-p, or 0.65 mV rms.
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Fig. 3-19. Transfer efficiency measurements at 77K.
Actual transfer efficiency measurements have been made on the C-register
of the 32-x-63 FPA. Figure 3-19 shows the transfer inefficiency measurements
of the 14L device which has a modified C-register process aimed at decreasing
the C--register transfer inefficiency. The 14L FPA has a channel length about
2.5 times longer than the TA11395 and the operE.tinl; temperature of the 14L
was 77K. (The transfer inefficiency of the TA11395 at room temperature is
F = 3 x 10-5). Both of these conditions for the 14L tend to degrade the device
transfer characteristics. Figure 3-19 illustrates the increase in transfer
inefficiency at low signal (light) levels at 77K. The transfer inefficiency (e)
improves considerably above 100K or with added bias change (fat zero). Shown
in the figure is the F reduction with the addition of a 100-mV and a 200-mV fat
zero. The F = 5 x 10- 5 at a 600-mV signal with a 200-mV fat zero.
3.6 SUMMARY
The structure and the performance of the Pd2Si Schottky barrier detector in
the SWIR bands has been discussed. Improvement in the quantum efficiency of the
Pd2Si detector in the three SWIR bands was achieved by varying the thickness
of the silicide layer, the thickness and the type of the cavity dielectric, and
by forming an abrupt Schottky barrier junction in place of a junction with a
diffused interface. Sensitivity measurements demonstrate also that the optical
cavity when mistuned is capable of producing absorption nulls in the spectral
band.
The dark current and the breakdown voltage of the Pd2Si detector allows
for operation of the IRCCD at intermediate temperatures of 120 to 145K, in
either vidicon or charge skimming modes. Linear transfer characteristics is
measured on the Pd2Si IRCCD at 77K with vidicon mode detector readout.
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Section 4
DUAL-BAND MODULE DESIGN
4.1 MODULE ARCHITECTURE
The dual-band module will consist of two linear detector arrays, with on-
module CCD multiplexers and associated output amplifiers. The module will have
a 30-um center-to-center detector spacing. There will be one video output for
each linear array; thus, there will be two signal outputs for each dual-band
sensor.
It has been decided that the optimum number of detectors per band is 512.
The module will thus have 1024 detectors. There is confidence in proposing this
large number of detectors based upon the demonstrated yield in the Schottky
barrier IRCCD technology. Of particular note is the fact that blemish-free
64-x-128 area arrays (>8,000 detectors) have been fabricated. Indeed, the
Pd 2S1 process test vehicle for the SWIR program has been the TC1247, a 32-x-64
area array (>2,000 detectors). Blemish-free TC1247 Pd2Si imagers have been
produced during the process development effort.
Two other array lengths were investigated, 256 detectors and 1024 detectors
per band. The 1.024-detector linear array was dismissed due to a number of
factors. The primary reason for dismissal was the fact that a module with 1024
detectors per band would have a physical length of 1.2 inches. This chip length
would reduce the number of complete die on a 3-inch wafer to less than 25. This
is a number thought to be too low given yield considerations.
The 256-detector linear array was dismissed for two overriding reasons.
First, a 256-detector array would have a length of 0.307 inch. This length is
too short to readily accommodate the 1/0 connections to the Test Assembly hybrid.
The nominal I/O requirements call for 22 bond pads per band and hybrid photo-
lithography of 10-mil lines and 10-mil spaces. This dictates a module length of
at least 0.440 inch. Thus, to accommodate a 2-x-256 module the hybrid photo-
lithography and yield would be unduly taxed. The second reason for deciding
against a smaller module is the increase in abuttment edges, bond wires, chip
components, buffer amplifiers, and overall complexity associated with a reduction
in the number of detectors per monolithic structure.
Two sensor architectures were studied (see Fig. 4-1). Both utilize a once
per frame parallel transfer from the detectors to a serial CCD output register,
which in turn transports the signal charge packets to a floating_diffusion out-
put amplifier. The first approach configured each band with the electrical input
(used for set-up) at one end of the linear array and the video output at the other
end. The direction of charge transfer for the entire serial output register is
undirectional toward the output floating diffusion amplifier. The second approach
placed the output floating diffusion amplifier at the center of the output serial
register. The left 256 stages of the serial register transfer left to right toward
the output, and the right 256 stages of the serial register transfer right to left
toward the output. This second approach we call the center tap architecture.
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Fig. 4-1. Sensor architectures.
The center tap architecture was chosen for two reasons. First, the center
tap configuration permits the maximum number of transfers between the furthest
detector and the output to be reduced from (2/stage for two-phase operation) x
(512 stages) = 1024 transfers to (2/stage) x (256 stages) = 512 transfers. This
will reduce the transfer loss fluctation noise by a factor of'^42and improve the MTF
of the device (the magnitude of these performance characteristics is discussed in
a later section). Furthermore, the serial registers (left and right) each operate
at one-half the clock frequency, compared to the unidirectional approach. The
second reason for choosing the center tap architecture is that the floating dif-
fusion output structure is placed in the middle of the chip, away from the butt
edges. This permits unconstrained, minimum stray capacitance, optimized layout
of the floating diffusion output structure and the NMOS amplifier. Furthermore,
moving this sensitive electrometer (which produces 1 11V per electron) away from
the damaged silicon edge should improve device yield. The unconventional
output format is not considered to be a problem given that these devices undergo
computer correction. The data format issue is discussed in the section on CCD
output design.
A number of techniq ues were studied in deciding upon the optimum means of
incorporating the center tap without a loss of pixels at the center tap location.
This ztudy proved to be useful in designing the electrical inputs for minimum
pixel loss at the butting seams. The approaches for accommodating the center
tap and the electrical input are detailed in Table 4-1. The first approach
utilizes a 90-degree CCD channel turn-out of (into) the serial CCD register.
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1TABLE 4-1. TECHNIQUES FOR ACCOMMODATING INPUT/OUTPUT
WITHIN 30-pm DETECTOR PITCH
Technique Comments
90 1 Turn CCD Channel • Layout of high-performance
into Serial Register input/output difficult
• Proven by Bell Northern
90 0 Turn with Resistive • Difficult to layout
Gate into Serial Register
• Reliability suspect
• Used by Philips
Corner Diffusion into • Some transfer efficiency
Serial Register degradation
• Proven by RCA and T1
Fanned Parallel Transfer • Layout of high-performance
from Detectors to input/output possible
Reduo d Pitch CCD
• No transfer efficiency problem
e Used by Honey%,all.
This approach is generally quite good. However, for our parallel transfer design
the layout of the clock bussing is very difficult, given that the device is
fabricated in the two-level poly process with one level of metal. As an illustra-
tion of the technique, Fig. 4-2 shows a 90-degree layout for a simplified parallel
transfer architecture, and simplified fill-and-spill input.
A second method is to utilize the resistive gate 90-degree CCD channel turn
This permits the input/output structures to be placed further away from the
congested bussing areas. In this technique, charge transfer over extended dis-
tances is accomplished by applying a voltage differential along a polysilicon
transfer gate. The voltage differential establishes an electrical drift field to
transport the charge along the gate length. This technique has suspect relia-
bility given the envisioned voltage differential along the resistive gate.
The third technique studied is the corner diffusion. The corner diffusion
technique (see Fig. 4-3) utilizes two N +
 diffusions to couple CCD channels 1 to 15
mils apart. This technique has been utilized on RCA signal processing devices-
The drawback to this technique is the transfer inefficiency at low signal levels(levels comparable to those seen in the 2.22-pm band). An expression for the
transfer inefficiency is given by:
dQr
	O(Qb + Qs)	 -2
Scorner	 -	 1 +2
dQs	 4 fc CCD
(4-1)
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where Qb + Q s
 is the charge, Qr is the charge remaining, and fc is the CCD
clock frequency. CCD is the corner diffusion capacitance, and B is the FET
gain factor, WuCi/L. Here W and L are the FET channel width and length, u
is the electron mobility, and Ci is the channel capacitance. The difficulty at
low signal levels is the large decrease in the FET gain factor.
The fourth approach, and the one chosen for the dual-band sensor, is the
fanned parallel transfer from detectors with reduced CCD serial register pitch.
With this technique the serial CCD register is shortened from the detector
30-µm pitch to a 29-µm pitch for 35 stages at two places in the array and 20
stages at two other places in the array. The four locations are (1) at the left
electrical input (35), (2) at the right electrical input (35), (3) at the left of
the center tap (20), and (4) at the right of the center tap (20). The fan loca-
tions are shown in Fig, 4-4. By effectively moving the active CCD channel
away from the butt edges (1 and 2) and the center tap (3 and 4), space is
available to accomodate high-performance input and output layouts, and
space is available for running buss lines. As will be discussed in the next
section, the increase in transfer length between the detectors and the serial
register is not expected to cause degradation in the parallel transfer operation.
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4.2 DETECTOR AND PARALLEL TRANSFER DESIGN
4.2.1 Parallel Transfer Region Design
The detector and parallel transfer region design provides versatility in
imager operating modes and provides the ability to investigate different detector
isolation techniques. Figure 4-5 shows a simplified parallel transfer design.
The actual parallel transfer design incorporated in the dual-band sensor utilizes
three parallel transfer gates instead of the conventional one-gate design.
Figure 4-6 shows a first-generation layout of the three-gate transfer regions
for both a fanned region and a straight region. The three-gate parallel transfer
approach permits three modes of detector operation.
The first mode of operation is the continuous charge slimming mode. In
this mode the first parallel transfer gate OTR1) is kept at a constant DC bias.
The second gate is either maintained at a DC bias, or is pulsed once per frame
to enhance the parallel transfer. The third gate is pulsed once per frame to
provide transfer into the serial register. The continuous charge slimming mode
is depicted in Fig. 4-7a. The continuous charge slimming mode is analogous to
the direct injection technique used with narrow band-gap semiconductors. The
possible advantages of the skimming mode are reduced detector dark current
and reduced 1/f noise.
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The second mode of operation is the vidicon mode. This is the pulsed
mode of operation utilized on the majority of the IRCCD imagers, This approach
is the baseline method for operation of the dual-band sensor. Figure 4-7b
depicts the clocking required for vidicon operation, In this mode all three
parallel transfer gates are pulsed in a nested fashion to provide the once-per-
frame transfer from the detectors to the serial register. The advantages of
this mode are maximum transfer efficiency from the detector and inherent anti-
blooming.
A third mode of operation is currently being studied. This mode will utilize
the three gate parallel transfer structure in a novel, clocked sequence to hopefully
provide enhanced low-light-level performance.
4.2.2 Parallel Transfer Region Dimensions
There were a number of design issues regarding the parallel transfer
region (see Fig. 4-8). The design decisions were made based upon empirical
evaluation of structures representative of the various design options. The
first investigation involved the measurement of channel potential (VMB) as a
function of channel width. This measurement was necessary to assure minimal
parallel transfer region trapping. It was found that the VMB potential for the
first level polysilicon channels decreases by 2 1 00 mV for a channel width change
from 10 Pm to 5 Pm (room temperature measurement). The channel potential
changes by 700 mV for a channel width change from 5 um to 3 um. The VMB
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Fig. 4-8. Parallel transfer region issues.
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potential for second-level polysilicon channels decreases by 500 mV for a channel
width change from 10 N m to 3 um. The change in potential as a function of
channel width is thus greater for the first polysilicon channels. The rate of
change for the first polysilicon channels in the vicinity of 6-um channel width
is estimated to be 195 mV/Iim. This degree of channel potential sensitivity
combined with the details of the fan layout (the performance pacing layout)
should pose no performance limitation. Therefore, the parallel transferchannel
width was chosen to be 6 um (both the surface- and buried-channel dimensions
are 6 um).
Another design issue was the effect of gate length on CCD transfer efficiency.
Measurements were done to determine the degradation in CCD transfer efficiency
for long transfer gate lengths. The conclusion from this investigation is that fan
parallel transfer length and corner turning length of 20-40 um pose no problem at
the SWIR clock rates. This conclusion is based on measurements of performance
of a TC1247 imager with 40-um C-register gate lengths.
Table 4-2 details the parallel transfer design dimensions for the dual-hand sensor.
The maximum channel width and length occurs in the fanned regions.
TABLE 4-2. PARALLEL TRANSFER DESIGN DIMENSIONS
Effective Width (um) Effective Length (um)
Channel Region
Max. Min. Max, Min.
4 lSurface 6 6 9 9
E uried 6 6 2 12
OTR2Buried 8 6 30 23
TTR3Buried 8 6 28 22
$2T
Buried 6 6 9* 9
*Length computed to serial register edge.
4.2.3 Detector Design
The Schottky barrier detector consists of the aluminum reflector, the optical
cavity dielectric, the silicide layer formed upon P type silicon, the N* output
coupling diffusion, and a detector isolation structure. A cross section for a
simplified ^^tructure may be seen in Fig. 4-9. The details of the optical cavity
and the silicide layer design are discussed in the process optimization section.
The N 4 coupling diffusion is the transport vehicle to couple the photogenerated
charge and dark current from the silicide to the CCD parallel transfer region.
The major issue for this discussion rests in the detector isolation design.
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Fig. 4-9. Construction and operation of the vidicon readout.
There have been four detector isolation techniques studied in the process
of designing the dual-band sensor. The four techniques are: (1) field oxide
isolation, (2) poly field shield isolation, (3) continuous N guard ring isola'don,
and (4) modified field oxide guard ring isolation. The structure of each is detailed
in Fig. 4-10.
The field oxide isolation technique was employed on the first design of the
TA11395 high-density test chip. This technique depends upon the threshold
of the boron doped region between the detectors to ensure isolation and absence
of cross talk. The results of the first attempt with this technique were dis-
couraging. The isolation was not adequate for the first TA11395 samples.
Howevc.", there was a field threshold problem with these devices which was most
probably the cause of the poor isolation, The conclusions to be drawn here are
that the effectiveness of this technique is undesirably sensitive to process
variations.
The poly field shield isolation technique employs a polysilicon gate between
the detectors to deplete and isolate the region between the active detector areas.
The polysilicon gate is biased with a negative potential to assure no charge
transport between the detectors. This technique has been demonstrated to be
effective on an RCA 64-x-128 Schottky barrier IRCCD. The design rules
utilized for the 6-x-128 device were a mask defined polysilicon gate and a mask
defined 7-um polysilicon gate and a mask defined 4-um N guard ring. This results
in a mask defined 15-jim inactive region between detectors, and an after process
dimension of 15.5 um. These design rules would result in a fill-factor of 48% for
a 30 - y m SWIR detector.
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It is felt that the prudent approach to take on the first wafer lot of devices
is to utilize the proven design rule, polysilicon isolation technique for 25% of
the dual-band devices. A second 25% of the first wafer lot devices will utilize
4- to 5-um polysilicon gates and 1.5- to 2-um N huard rings. This will result
in a mask defined 7- to 9- u m inactive region, and an after process dimension
of 7.5 tim to 9.5 um. The fill-factor for this design is thus 75`<, to 68 =.. The
final decision or.. the precise dimensions will be made after examination of the
geometric fidelity of the new version of the TA11395. The new high-density
linear array has a 75% fill-factor, polysilicon isolation detector design.
(Note: The SWIR schedule does not permit time to thoroughly test the 7571
fi)l-factor design for dark current , noise, and cross-talk before committing
to wafer fabrication of the dual-band sensor.)
The third approach to detector isolation is the continuous N guard rich;
technique. The technique forms back-to-back diodes to ensure isolation between
detectors. The technique has been demonstrated on a Pd2Si 32-x-64 arc. array
(TC 1247) . Figure 4- 11 shows test imagery produced by a TC 1247 ri,nning in
the viaicoj: movie. The left portion of the imager has a "properly designed"
guard nn-, the right portion exhibits the cross-talk produced when the geo-
metric design is incorrect. This imager hits an isolation structure which -kends
19 pm. Nleasurements on test structures have shown that the region can be
rec:uce:i substantially.
GOOD ISOLATIG ►J I (:ROSS-TALK	 GOOD ISOLATION I CROSSTALK
Pd2Si TC1247 DEVICES, ISOLATION REGION OF 19µm
Fig. 4-11 Imagery p-. ,oduced by devices with N guard ring isolation.
4-13
This technique will be utilized for the remainder of the first wafer lot.
There will be a 67% fill-factor design (mask defined 9 um, after process 10-1im
guard ring) and an 83% fill-factor design (mask defined 4 pm, after process
5-pm guard ring) . These designs will be split equally to share 25% each of
the first wafer lot.
The fourth isolation technique demonstrates the highest fill-factor option.
This technique employs field oxide isolation, and a self-aligned guard ring. This
structure does not have an isolation junction or channel stop. This option may
have higher crosstalk levels than the other options, although this is not clear
at present. The structure will have to be tested experimentally. The fill-
factor is (27-x-30 pm)1(30-x-30 pm) = 90%. It should be noted that it may be
possible to eliminate the guard ring structure completely if the detector dark
current yield is low enough without guard rings.
Initial fabrication and experimentation that we conducted show that the
breakdown voltage was over 35 V with and without self-aligned guard rings.
This is an encouraging first look at the technique. This fourth isolation
technique will be a mask option to be investigated on the second wafer' lot
of devices.
In summary, the first wafer lot will be divided into two generic detector
isolation types. The first being the proven, fully characterized polysilicon
isolation type. The second being the promising, partially characterized con-
tinuous N guard ring isolation type. Within each of these generic types, the
first lot of parts will be divided between conservative and aggressive designs.
The fill-factors associated with the four variations are given in Table 4-3.
Measurement data irc,:, the first wafer lot will be utilized to choose one, or
possibly two, approaches for the second wafer lot.
TABLE 4-3. DETECTOR FILL-FACTOR
Design Approach Detector Size Fill-Factor( pm) M
Conservative
Polysilicon Isolation 30x14.5 48
Aggressive
Polysilicon Isolation 30x20.5-22.5 68-75
Conservative
Continuous N Guard Ring 30x20 68
Aggressive
Continuous N Guard Ring 30x25 83
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4.3 CCD REGISTER DESIGN
The CCE registers fnr the dual -band sensor will utilize the register design
proven on the TA11395. The multiplexer registers will be buried n-channel
CCDs with double polysilicon gates. A cross-section of the gate structure may
be seen in Fig. 4-12. Each CCD will have a 30-pm pitch, with two second-level
polysilicon and two first-level polysilicon gates per stage. The register will be
suitable for both two-phase and four-phase clocking.
	
141T1	 14151
	
14271	 14251
	
41
	
44
	 4
Fig. 4-12.	 Cross-sectional view of CCD. i
The potential profiles representing two-phase clocking are shown in Fig.
4-13a.	 The potential profiles .representing "normal' four-phase clocking are G
shown in Fig. 4-13b.	 The potential profiles of double-clocking four phase are
shown in Fig. 4-13c.	 The length of potential wells with normal clocking and
the length of potential wells with double clocking are illustrated in Fig. 4-13d
and Fig. 4-13e, respectively.
	 Since the four-phase, double-clocking mode
stores charge under two electrodes, its signal-handling capacity is greater
than that achieved with two-phase clocking.	 For a storage gate length of
10 pm and an exposed transfer gate length of 5 pm, the double-clocking,
four-phase offers an increase in charge capacity of approximately 100% when
compared with two-phase clocking.	 A summary of the clock tradeoffs is given
in Table 4-4.	 With four-phase clocking there is the possibility of improved
transfer efficiency per stage. .^
Our recommendation is to baseline the proven TA11395 register design,
with the plans to utilize two-phase clocking.	 However, we will build a four- ri
phase double-clocking capability into out next-generation electronics. 	 Both
clocking modes will be evaluated for transfer efficiency, register noise, feed-
through characteristics, and charge capacity.
	
If it is deemed advantageous,
with a single mask option the CCD charge capacity may be tailored to the optimum j
width	 ar the four-phase clocking mode.
	 This is done by adjusting the channel 3	 ^;
stop mask to reduce the active channel width.
j
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TABLE 4-4. CLOCK TRADEOFFS
Two-Phase
Double Clocking
Four-Phase
Double Clocking
Number of Timing 2 4
Waveforms
Signal Handling Qmax 2Q max +Capacity
Transfer Per 2 4
Stage
Transfer Inefficiency 3x10 5 To be measured
Per Stage
*TA11395, Room Temperature, 10% Fat Zero
+Dependent upon transfer gate dimension, this is the value for the most
restricted region of the center tap serial register.
The CCD channel width must be chosen to assure nonblooming operation at
the maximum signal level. The maximum signal in each band may be calculated
with the following equation:
Qmax = 
[ Wmax A T QE	 Ll + g]	 (4-2)
he	 L
where
Wmax = maximum irradiance (W/cm 2
A = detector active area (cm 2)
T = integration time (s)
Q E = quantum efficiency (decimal percent)
X = wavelength G m)
h= 6.626x10-34 Joule-s
c= 3x1014 um/s
0= percent fat zero (decimal percent)
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Table 4-5 gives the maximum signal level (in electrons) for each of the three
bands of interest. We define the maximum signal level as the output produced
by twice the maximum full-scale irradiance (MFSI) at the 4.4-ms integration time(Note: The RFP C!efinition is 2xMFSI at 1.8 ms). The detector area is assumed
to be 30 um by 24 um. The quantum efficiencies are assumed to be 20£ at
1.25 u m, 14% at 1.65 u m, and 5.5% at 2.22 u m. The variable is the percentage
of full well capacity to be used for fat zero bias charge. A recommendation
of 10% bias charge is employed for the 2.22 um band calculation of required
capability. The calculations of capacity for the 1.25 um and 1.65 um band at
the 4.4-ms integration time include no fat zero (in these large signal cases no
bias charge should be required). Table 4-5 also gives the number of electrons
constituting the signal at the working level irradiance (WLI) for the 1.8-ms
integration time.
TABLE 4-5. BIAS CHARGE AND WLI SIGNAL
Wavelength(um) Signal at WLI(T = 1.8 ms) Twice MFSI(11 W/cm2)
Maximum Signal
(T = 4.4 ms)
Required
Capacity
1.25 146,500 28.0 1,115,600 1,115,600
1.65 108,400 22,4 824,700 824,700
2.22 27,900 1	 12.6 245,200 272,000
The CCD serial registers are sized to accommodate the maximum signal
charge produced by the 1.25 um band. As the table states this requirement
is 1.1x106 electrons. The physical size of the CCD register was determined
based on evaluation of the TA11395 charge capacity. The evaluation of the
TA11395 has shown that with two phase clocking and 9-V clock the charge
capacity is 770,000 electrons for a storage gate area of 320 um (10x32 um).
This per unit area capacity was utilized to calculate the four phase and two
phase charge capacity of the serial register with center tap (the details of
transfer gate area were included). The design capacities are detailed in
Table 4-6. The design will meet the NASA specified requirements.
TABLE 4-6. CCD REGISTER CAPACITY
Section Area Two Phase Four PhaseCapacity Capacity
Electrical Input (ac) 300 um2 720,000 720,000
Electrical Input (de) 60 um2 114,000 114,000
Serial Register (fan) 237 11m2 569,000 1,415,000
Serial Register (Standard) 250 11 m 2 600,000 1,470,000
Left Center Tap 230 um 2 553,000 1,161,000
Right Center Tap 240 11 m 2 576,000 1,260,000
Usable Capacity 230 u m 2 553,000 1,161,ii00
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4.4 CCD INPUT STRUCTURE
The serial CCD registers of the dual-band sensor will have electrical input
stages. An electrical input is utilized for two functions. The first function of an
electrical input is to provide bias charge (fat zero) to the CCD to improve
transfer efficiency (if required). The second function of the input is to pro-
vide an accurate means of monitoring CCD register: characteristics. It is the
electrical input that is employed during register setup to optimize transfer
efficiency.
The module will utilize the fill-and-spill electrical input technique. This input
technique has proven to be a low-noise method for precise introduction of
charge to CCDs. The structure is shown in Fig. 4-14. The bias charge is
adjusted by the voltage differential between gates G1 and G2. The stage is
operated by initially setting the diode voltage so that there is no charge intro-
duction into the channel. The input diode is then pulsed so that a full well
of charge is introduced into the G2 well (fill). The diode voltage is then re-
stored to its initial level and the capacitance associated with the receiving well(G2) then discharges to a voltage level set by the voltage Ievel on G1' (spill).
The amount of charge introduced is equal to
QBIAS 't: "" (V G2 -V G1) CWELL	 (4-3)
INPUT GATE
Oo^	 ou
Vol	 62 On	 OIT
SI	 IPI
PILL
W^^
SPILL.
TNANSPEA _.
Fig. 4-14. Fill-and-spill input.
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Proper design of the input to attain the correct value of capacitance ( CWELL)
`
	
	 is important because it determines the charge capacity of the input stage as
well as the noise introduced by the input. The noise introduced is a KTC noise
which may be shown to be equal to
Nrms = 9 (KTC WELL ) li 	 (4-4)
where
T = 120K
K = 1.38 x 10-23
q = 1.6 x 10 19 coulombs
Thus, CWELL should be made small to minimize the noise contribution of the
input; however, this compromises the charge injection capacity. To optimize
the input performance further details of buried -channel devices operation need
to be recognized.
It has been shown that for a buried -channel input the input capacitance
( CWELL) decreases as the signal size decreases. There are two effects which
cause this decrease. First, the distance from the gate to the signal packet
increases with decreasing signal, thus decreasing the capacitance. The second	 ^^ •.
effect which decreases the effective capacitance for small signals is that the
area occupied by the signal charge decreases. This is because for small values
of signal charge, the signal packet contracts toward the potential minimum,
which U..;ns at the center of the gate. Results reported by Texas Instruments
indicate that the effective capacitance at a 10 % full well signal is approximately
a factor of three less than that corresponding to 100 % full well signal. Texas	
iInstruments demonstrated that indeed a noise reduction of a factor of 1.7 isattained by running an input stage at 10% well capacity.
With this in mind, projections of noise performance may be completed. The
maximum required charge capacity for the register is 1.1 x 106 electrons (0.20 pC).
This can be realized with a (VG2-VG1) = 2.75 V and a CWELL = 0.85. Extra-polation from measurements taken on the TA11395 predicts that a well capacitance
of this size may be achieved with a G2 active gate area of approximately 512 um2.
This design would give register electrical input noise of 74 rms electrons at high
charge levels (> 75% full well) and a projected noise of 74 /( 1,7) = 43 rms electrons
at 10% bias charge level.
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These noise projections assume that there is no other noise mechanism at
the input other than the KTC thermal noise. Consider, however, if there is
0.5 mV of fluctuation noise (i.e. , pickup, feedthrough) between the voltage
on `he G1 gate and the voltage on the G2 gate. This would cause an additional
noise contribution of (0.5 x 10 " 3 V/2.75 V) (2.7 x 10 5 electrons) = 49 rms electrons
for the 2.22-um band. This is greater than the KTC noise. Therefore, it is
obvious that care must be taken to minimize coupling onto these control lines
and these lines must be drl ven by low noise sources. The best way to affect
these conditions is to bypass both the G1 and G2 lines as close as possible
to the module. On the test assembly this would be done within 20 mils of the
module. For individual module operation. this would be done as close as
possible to the module evaluation socket. The problem with this approach is
that the electrical input would not be able to accept an AC input for setup
purposes.
The proposed solution is to have two electrical inputs per band. The first
input will be used for setup, accommodating 1.5 times the register capacity.
This register input will have G2 bypassed but will not have bypassing for G1.
This will allow full exercise of the CCD register dynamic range with an AC input.
The second input will be tailored for low noise bias charge introduction. The
G1 and G2 lines for this input will be bypassed. As a further refinement of the
CCD register tailoring technique, the input well capacitance for these input
stages will be set for a maximum of 30% full well capacity. They will thus
ac-ommodate bias charge introduction of up to 30% full well. With this design,
the KTC noise for an electrical bias charge of 10% will approach the values
shown in Table 4-7.
TABLE 4-7. BIAS CHARGE INPUT NOISE (RMS ELECTRONS)
I—
Tailored for
100% Full Well 74-43
Tailored for
30% Full Well 41-24
The Implementation of this dual-input design is shown in Fig, 4-15. To
run the setup input, S1, 01A, and G2 would be biased erarrectiy and GSB would
be off. To run the low-noise input, S1, GIB, and G2 would be biased correctly
and G1A would be off.
4.5 CCD OUTPUT DESIGN
The output of each center tap serial CCD register will consist of a floating
diffusion structure and a FET amplifier. These components of the module have
received close attention because they have such a strong influence on signal-to-
noise, bandwidth, power consumpb,%;n, and linearity.
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Fig. 4-15. Implementation of dual-input design.
For this application, the floating diffusion uutput technique is the superior
choice when compared to the floating orate technique, or the distributed floating
gate technique. The single-stage, floating gate output suffers from a reduced
charge-to-voltage transfer gain when compared to a floating diffusion output.
The multiple-stage, distributed floating gate amplifier is unattractive when
considering linearity, reliability, and layout constraints. An optimized floating
diffusion output design will give the highest signal-to-noise performance, with
high reliability, high linearity, and low power dissipation.
4.5.1 Floating Diffusion Output Configuration
The CCD floating diffusion gate structure is shown in Fig. 4-16. The floating
diffusion will have two DC gates on the sending side to receive charge from the
1 9ft 256 detectors and right 256 detectors via the respective serial registers. The
.coating diffusion will have a DC isolation gate ODC3) and a reset gate ORG) on
the reset drain (VDR) side. The DC isolation gate will reduce the reset feedthrough
onto the floating diffusion. This will allow the video amplifiers in the CDS to run
with greater gain without saturation. There is a small penalty of increased floating
diffusion node capacitance due to the effective extension of the floating diffusion by
the DC db . The calculated increase in capacitance is a tolerable 8%. The expected
floating diffusion node capacitance is detailed in Table 4-8. For comparison the table
also details the floating diffusion capacitance on the process test vehicle —the
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Fig. 4-16. Floating diffusion output.
TABLE 4-8. IMPROVEMENT IN FLOATING DIFFUSION NODE CAPACITANCE
VSIG =QSIG/CFD
C FD - CFET + COXIDE + C FIELD + CDIODE + COVERLAP
Current Area Array Proposed Array
C FET .037 .034
COXIDE .060 .005
CFIELD .005 .005
CD IODE .018 .018
COVERLAP . 040 .019
CTOTAL =C FD .16 pF .08 pF
• Non-self aligned	 • Self aligned
(no field oxide)	 (field isolated)
!,_ A
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TC1247 (32-x-64 area array). As may be seen from the table, the dual-band module
will have a voltage gain improvement of 0.16 pF/0.08 pF = 2 due to the reduction in
capacitance. This capacitance reduction has the additional benefit of reducing the
floating diffusion reset noise (KTC noise)
The center tap configuration utilizing one floating diffusion and one amplifier
per 512 detector linear array will employ a "ping-pong" multiplexing. The common
floating diffusion (FD) will alternately receive charge from the left and the right
sides of the linear array, with a reset operation occurring between each charge
sensing period. The operation of the multiplexer is portrayed in Fig. 4-17.
There is a one-half stage of delay introduced into the right portion of the center
tap serial register to achieve the "ping-pong," interlaced multiplexing (see
Fig. 4-18) .
The timing for the center tap operation is shocy n in Fig. 4-19. This diagram
is drawn assuming two-phase clocking, four-phase clocking may also be accommo-
dated. The diagram portrays the voltage output from the FD amplifier.
The single-stage, floating diffusion amplifier will be placed in close proximity
to the output structure, with a minimum length of aluminum interconnect to the
floating diffusion to maintain the low floating diffusion capacitance.
°IS	 °tT	 °M	 U9CI	 °IS	 °,i	 °t5
Fig. 4-17. Multiplexer operation.
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Fig. 4-18. Interlaced multiplexing.
f
Fig. 4-19. Timing for center tap operation.
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CCD floating diffusion output amplifier.
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4.5.2 Minimizing Noise Contributed by the IRCCD Output Stage
To assure high signal-to-noise at the output of thR dual-band SWIR arrays,
particula*ily the 2.22-um band which has the lowest r, •ojected quantum yield, it
will be necessary to minimize noise contributed by the on-chip output stage.
The output stage selected for the dual-band array is a floating diffusion ampli-
fier r_untaining a single on-chip FET. In this section it is shown that significant
noise reduction can be achieved by: (1) using a buried-channel rather than a
surface-channel FET to decrease FET l/f noise; (2) optimizing the FET gate
area to obtain the minimum combined RTC reset and FET 1/f noise; and (3) de-
creasing the floating diffusion depletion capacitance and the overlap and stray
capacitance components to the minimum size possible.
4.5.2.1 Selected Floating Diffusion Amplifier Arrangement
The selected on-chip output stage, shown in Fig. 4-20, is a floating diffusion
amplifier (FDA) containing an output gate(s), a floating diffusion, a reset gate, and
a single buried-channel FET operated in the source follower mode (common drain
configuration) with the source resistor, Rs, located off-chip. The output of
the on-chip amplifier is fed into a low-noise J-FET buffer amplifier formed on a
hybrid circuit and located close to the chip.
OUTPUT
GATE
Coil
T
RESET
GATE
C"2
T
A VA
 = A 0/CFD
A Vout=(OG/CP0)AV
Vol 0 V02
A
FO
®TCd
1
DRAIN
ICS T co
C G = C OX (WXL)
—® OUTPUT
RS
(OFF-CHIP)
C FO = Cd+Coil+COV2+CS+CG
a + Cox (WXL)
Cox = 3.57 x 10-8 F/CM2
W = FET GATE WIDTH
L = FET GATE LENGTH
a	 = 0.046pF, FOR TIGHT LAYOUT
A buried-channel FET (BCFF.T) rather than a surface-channel FET (SCFET)
is selected for the FDA because the BCFET results in significantly reduced 1/f
noise. In a BCFET , the channel is physically removed from the trapping states
at the silicon/silicon-dioxide interface which contribute to the hi gh 1/f noise
in SCFETs. The lower 1/f noise of BCFETs has been borne out by noise mea-
surements made on the two types of devices both of which are contained on the
TA11395 test IRCCD array.
By referring to Fig. 4-20 it is evident that the change in voltage resulting
at node A from the change in charge transported by the CCD register is:
AQ
AV A  °CFD
At the amp: Bier output the voltage change produced by AQ is
AQ	 AN q AV
V - AV	
— 
AV	 CS	 out  CFD 	 FD
where
VS = output signal voltage
AN = signal charge in electrons
q = electronic charge
AV = voltage gain of the source follower
C FD = capacitance associated with the floating diffusion
It is app,?rent that for a given signal charge, the signal voltage can be maximized
by making CFD as small as possible. CFD consists of the parallel combination
of the floating diffusion capacitance, Cd, the output gate-to-floating diffusion
overlap capacitance Covl, the reset gate-to-floating diffusion overlap capacitance
Cov2, the stray or line capacitance Cs (which accounts for the aluminum andpolysilicon trace-to-substrate capacitance, and the FET gate capacitance, CG).
Thus, the floating diffusion capacitance is
C FD _ C  + CoV1 + Cov2 + C a + C G	(4-6)
representing C  + Covi + Cov2 + C a with, a, and expressing
C G as C G = Cox (WxL) leads to
C FD = a + Cox (WXL)
	
(4-7)
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where Cox = ( Erox co) /tox
In equation W and L are the width and length of the PET gate, respectively,
Erox is the relative dielectric constant of SiO2, Eo is the permitivity of the free
space (8.85x1 14 F/cm 2) , and tox is the oxide thickness. For an oxide thick-
ness of 1,000 , the value used as the gate oxide thickness in our FETs,
Cox = 3.57x1.0-8
 F/cm2,
For a tight, integrated circuit layout utilizing present day design rules and
processing technology, the floating diffusion capacitance parameter, a, can be
made as small as 0.046 pF and a typical FET source follower gate area i+
1.1x10- 6
 cm 2 (W = 10 { m, L = 11 Um) resulting in a typical value of Cp l. if
about 0.085 pF. This value of CFD along with a typical value of Av of
results in a signal output of about 1 pV per signal electron.
s	 4.5.2.2 Noise Generated in the On-Chip Output Stage
-	 Noise contributed by the on-chip FDA output stage consists of KTC resetj
	
	 noise, white thermal noise generrtted in the channel of the on-chip PET, and
low-frequency PET tacker or 1.1f. noise. The FDA noise expressed in rms noise
equivalent electrons is
N	 _	 2	 + N 2	 1/2N2	 + R 2 /f N 2 `^ 1/2	 (4-8)KTC [ NKTC	 FET,	 V	 KTC	 1/P	 thl
where
	
1 r	 1/2
NKTC	 q r C FD	 (4-9)
and	
L	
1/2
	 (4-10)1	 4KT a6 f
Nth = 9 — g
	
CFD
m
In these equations,
K = Boltzman's constant (1. 38x10 23 J/°K)
T = temperature in deg.ees kelvin
A f = passband of interest
gm = transconductance of the PET
a = coefficient whose value can range from 2/3 to 10
rI
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	y j	 The quantity [ 4KTaAf/ gm] 1/2 is the full-band FET limiting thermal noise
voltage referred to the input of the device. Our noise measurements on the
BCFET of the TA11395 test IRCCD ( when operated as a source follower with
RS = 10 ksl and at the voltages applicable to CCD operation) have yielded
15.2 nV /Hzl / 2 as the room temperature limiting thermal noise voltage. The
	
i	 source follower voltage gain was meast^red to be 0 . 52 which results in an input
referred thermal noise of 29.2 nV /HX 2 . From the measured value of
gm = 200 micromhos ( at VDS = 12 V and AVG = 12 to 14 V) and for 1 MHz At, the
approximate bandwidth to be used, the room temperature value of a is calculated
	
i	 to be close to 10. ( It will be assumed that a will not change with temperature.)i
	
{	 The expression for the FET 1 /f noise used here is
_	 1 k CFD
_ —	 (4-11)
	j	 Nl/f	 q ( WxL)1/2
in which k is a measured FET 1/f noise coefficient applicable to a particular type
of FET. The expression follows from the fact that the mean square FET 1/f
noise voltage for a particular type of FET ( buried or surface channel and having
a given oxid: thickness) is inversely proportional to FET gate area. That is,
= 1	 J 
f 	 _	 k2	 1/2
f1	
(Vl/f/Hz) df =
	 (WxL)
	
(4-12)
where
fl
 = lower frequency of interest
fe = 1/f noise corner frequency
The FET low - frequency noise of the BCFET on the TA11395 test IRCCD was
measured. The noise voltage spectral density (V 2 /Hz versus frequency) followed
an f- 0.7 dependence with the corner frequency being close to 90 kHz. The
integrated output noise over the frequency range 1 kHz to 90 kHz was 28 PV rms
corresponding to an input referred low-frequency noise of 54 u V rms which for
W = 11 um and L = 10 um yields k = 5.66x10 - 8 Vrms-em for the BCFET. Noise
measurements were also made on the two-stage SCFET amplifier of the TA11395
test device. In this case, the input referred low-frequency FET noise attributed
to the first stage amplifying FET (W = 6 l,m and L = 14 u m) was determined to be
220 uV rms. Over the measured frequency range of 1 kHz to 1 MHz no corner
frequency was found for the SCFET. From this data, the value of k applicable
to the SCFET is 2.02x10-7
 Vrms-cm.
4.5.2.3 FDA Noise for BCFET and SCFET of the TA11395 Test IR.CCD
Before considering the optimization of the FET gate area to attain maximum
signal-to-noise, it is of interest to examine the FDA noise which would result
at the design temperature of 120K if the identical buried - channel FET floating
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diffusion amplifier of the TA11395 test device were to be used in the dual-band array.
The results, summarized in Table 4-9, show that KTC reset noise would be the
dominant noise source. The corresponding FDA noise for a similar FDA, but
using the noise characteristics measured for the SCFET, are shown in Table 4-9
in parentheses. Here, it is seen that because of its large 1/f noise the SCFET 1/f
noise would be the dominant noise component and that SCFDA noise exceeds th
of the BCFDA by a factor of about 1.6. The KTC reset noise of SCFDA is lower
than that of the BCFDA because the SCFDA floating diffusion capacitance is
i'
	 less (0.077 pF versus 0.085 pF for the BCFDA).
TABLE 4-9. NOISE EXPECTED AT 120K FOR THE BURIED-CHANNEL FDA
6.	 OF THE TA11395 TEST IRCCD ARRAY
Noise Source Number of Noise Equivalent Electronics*
KTC Reset 74	 (70) **
FET Thermal 10	 (0)
FET 11f 29	 (105)
NFDA	
_
80 a	 (126 e )
I
*SCFET, WxL =1.1x10-6 cm', T=120K, a=0.046 pF, CG=0.034 pF, CFD=0.08 pF,
BW=1 MHz, k=5.66x10- 8 V-em, fcrnr=90 kHz, a = 10. Assumes no change in
FET lif noise with temperature.
**Parentheses enclose corresponding values for SCFDA.
4.5.2.4 Obtaining the Minimum FDA Noise
The FDA noise of equation 4-8 may be expressed as
1	 1	 k2	 1	 4KTaAf	 1/2
E.	NFDA — [72 KTCFD
 + q2 (WxL) CFD + q2	 g	 C FD	 (4-13)m
or
I
N_
	 1	 1 k2
FDA [72 KTCFD (a+C ox(WxL)) + q2 WxL (a+C ox(WxL)) 2 +
1 4KTa6f (a+Cox(WxL))2 1/2
q2
°m
(4-1C
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NKTC = OUTPUT RESET NOISE
Nf/f - FET 1/f NOISE
ith = FET THERMAL NOISE
N1/f
Plots of the three noise components versus FET gate area are shown in
Fig. 4 - 21 for an FDA output stage using a BCFET and operating at the design
temperature of 120K. Because the FET thermal noise is seen to be small com-
pared to the KTC reset noise, it will be neglected for the purpose of determining
the FET gate area requirad for minimum noise or equivalently for maximum
signal - to-noise. The combined reset and FET noise is
r^
	 2	 1/2
I r^ KTC + N2w /f 1/2 _ 9 
[KT ( a+Cox ( WxL)) + (WxL) (a+Cox ( WxL))2	 (4-15)
J
and has a minimum vahie when ( WxL), the FET gate area, is
ka
(WxL) = P
DX
	 ox
+ k2 C 2] - Y1/2 	 ( for minimum noise)	 ( 4-16)
and the value of C FD at minimum noise is therefore
a Cox k
C FD - a + (KTC + k 2
 C2J 1 / 2 , (at minimum noise) 	 ( 4-16a)ox	 ox
120
Cd+C$ +Covl+Cov2 = 0.046pF
i/f CRNR FRED.	 = 90 kHz
Af = 1 MHz,	 T = 120K
4
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Fig. 4 - 21_ Noise components of output BCFET floating diffusion
amplifier vs. FET gate area.
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Using the parameters applicable to the FDA having a BCFET, the FET gate
area required for minimum noise is 33 pm t and the total noise (to which a thermal
noise of 6e- has been added is 71 noise electrons. The results are summarized
in Table 4-10. A comparison with Table 4-9 shows that for the optimized case
the KTC noise has been decreased, while the FET 1/f noise has been increased.
It is also evident that optimizing the FET gate area results in only nine fewer
noise electrons than would be attained using the non-optimized FET gate area
(110 pm t) of the TA11395 BCFET.
TABLE 4-10. MINIMUM NOISE EXPECTED AT 120K FOR AN FDA
CONTAINING A BCFET
Noise Source Number of Noise Equivalent Electrons*
KTC Reset 61 (71)**
FET Thermal 6 (0)
FET 1/f 35 (120)
NFDA 71 a (124 e )
*BCFET, WxL=3.3x10-7 cm 2 , T=120K, a=0.046 pF, CG=0.012 pF,
CFD=0.058 pF, BW=1 MHz, k =5.66x10- 8 V-cm, fcrnr=90 kHz, a = 10.
**Parentheses enclose minimum noise values for SCFET, WxL=8.8x10-7
cm 2 , a=0.046 pF, C G
 =.031 pF, CFD=0.077 pF, BW=1 MHz, k=2.02x10- 7 V-cm.
For the higher 11f noise SCFET, whose values are enclosed in parentheses
in Tables 4-9 and 4-10, the decrease in FDA noise is even smaller (only 2 noise
electrons). It can be seen, however: that the optimized BCFDA is significantly
less noisy than the optimized SCFDA (71e - versus 124e - ) .
From this, it is evident that the FDA of the dual-band array should contain
a BCFET and that further decrease in the FDA noise will require reducing the
floating diffusion capacitance; parameter, a, to less than the presently attainable
value of 0.046 pF.
Plots of the FDA noise versus FET gate area are given in Fig. 4-22 and 4-23 for
the BCFDA and SCFDA, respectively. In both cases it is seen that the minimum
is rather broad and that the rate of increase of noise as the FET gate area is
increased relative to the optimum gate area is small. For example, a two-fold
increase in the optimum gate area of the BCFDA (from 33 to 66 pm t) results in
only three additional noise electrons.
3
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4.5.2.5 Dependence of Minimum Attainable FDA N
The dependence of the minimum attainable combined KTC reset and FET 11f
noise for an FDA using a single FET on the floating diffusion capacitance para-
meter, a, is given by
n_1	
_	 1	 1/2
[ "KTC + N 1/f ] min = q a[KT+2K 2C ox] + 2ka [KTCox+k2Cox] 
1/2	 (4-17)
F^
A plot of this function is shown in Fig. 4-24 which also shows the optimum FET
gate area as a function of the floating diffusion parameter, a. The curves apply
to a BCFET of the type used in the TA11395 test IRCCD.
F
f,	 It is evident that the IRCCD design and layout (and processing) should be
carefully selected to minimize a. If the current value of a = 0.046 pF can be
reduced to 0.023 pF, the FDA noise will decrease to 51 noise electrons . On the
other hand, if the layout were to lead to an increase in a to 0.092 pF, the FDA
noise will increase to 100 noise electrons. Utilizing the current IRCCD process
and the amplifier design to be described in the following section the value of
a = .046 pF and the WxL product is 110 µm2.
MINIMUM COMBINED RESET AND 1/1 NOISE AS A FUNCTION OF
0	
FLOATING DIFFUSION MINUS FET GATE CAPACITANCE, BC FET
[Mrrc+A1 /1] MIN., 1- [uI HT+2g2C.I + 26a [HTGO+M2Car^ T'lh
a = C a +C WI +Ca2 + ^ `CF0- CO	 J
0	
- CF D - Ca IW a L)
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Fig. 4-24. Minimum combined reset and 1/f noise for BCFET.
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4.5.2, 6 Signal-to-Noise
Consideration is now given to the projected signal-to-noise in the 2.22-um
band for four cases in which the signal charge in each is 27,900 electrons cor-
responding to a detector area of 30 pm by 24 pm (80% fill factor), quantum yield
of 5,5$, integration time of 1.8 ms, and working level irradiance of 3.5x10-6
W/cm 2 . In each case the array is assumed to be maintained at a temperature of
120K. The four cases are:
e Case A - This is the proposal goal in which the "CD gates and fat
zero electrical input structure were sized for a full-well charge of 1.51x1A6
electrons (the same size as fior the 1.25- and 1.65-pm bands), but with
the signal charge now reduced to the previously noted 27,900 electrons.
• Case B - Here the CCD gates and fat zero electrical input structure are
sized for a smaller full-well charge ('2.72x10 6 electrons) which is more
`
	
	 appropriate for the signal in the 2.22-pm band. The signal in the
2.22- p m band will be appreciably less than in either the 1.25- or
1.65-pm bands (approximately 19% of the 1.25-pm band and about 26%
of the 1.65-pm band signals) because of the lower quantum yield.
Because the fat zero charge is 10% of the reduced full-well charge,
transfer fluctuation loss and bulk state trapping noise, both of which
are fat zero charge amrlitude dependent, are reduced relative to Case A.
Additionally, because the electrical input structures are now smaller,
the KTC input noise will also be reduced. Case B further assumes an
FDA having a SCFET but with the gate area sized for minimum SCFDA
noise (124 electrons). No correlated double sampling circuit to further
reduce the FDA noise is assumed. (Note: Recently a technique has been devised
which provides CCD capacity of over 106 electrons, yet permits fat zero bias
charge tt. be reduced to levels comparable to those used in the calculation for NSAT=
i	 2.72 x 106 electrons. Thus, these calculations are indicative of expected performance).
• Case C - This case is identical to Case B with the exception that a BCFET
of gate area sized for minimum FDA noise is used resulting in a reduced
FDA noise of 71 electrons.
• Case D - This is Case C but with the addition of a correlated double
sampling circuit which is assumed to reduce the FDA noise of Case C
by a factor of 2. 5.
i The results of the calculations for the four cases are shown in Table 4-11.
The equations used to calculate the various noise components are given in
Table 4-12 and the noise parameters of the buried- and surface-channel FETs
used in the calculations, for Cases B , C, and D, are given in Tables 4-13 and
4-14.I
As is seen from Table 4-11, the largest noise component (other than the
essential background photon shot noise) is the transfer loss fluctuation noise
for the cases C and D which employ a BCFET in the floating diffusion amplifier
(75 electrons). The second largest noise term for cases C and D is the detector
reset noise (60 electrons) which may possibly be reduced if the array can be
operated in the continuous charge skimming mode rather than in th^ presently
planned vidicon mode.
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TABLE 4-14. SURFACE CHANNEL FET NOISE
FIRST STAGE FET DIMENSIONS
W = 6 gm, L=14µm
TOTAL GAIN AV = 0.63, (AV1 = 119, AV2 = (0)
• LOW FREQUENCY NOISE
• "10" CORNER FREQUENCY
• NOISE VOLTAGE 0 kHz TO MHz)
• LOW FRED. NOISE IN ELECTRONS
• k (V= n 1/f INPUT) (W x L)'12
>1 MHz
= 154 µV @ OUTPUT
= 220 µV @ INPUT
= 1058,
= 2.02 x 10' 7 V-Cm
• FULLOAND SC FET NOISE 0 kHz to 1 MHz)
vt/f 0 kHz TO 1 MHz) = 220 µV, (300K OR 120K)
N 1 /f	 = 105e', (300K OR 12 OK)
FOR EQUAL GATE AREA N1/f SC FET	 105e'04µm2
-3
IN1/f+Nth2]"211CFET	 31 e' 110µm2
OPTIMIZED OC FET AMP NOISE = 3 OPTIMIZED SC FET AMP NOISE
Table 4-11 shows that the best chance of realizing the desired signal-to-noise
ratio of 110:1 in the 2.2-um band is afforded by Case D for which the projected
signal-to-noise is 83% of the ideal signal-to-noise (N S 1/2). The noise floor
projected for Case D is 97 electrons which is essentially the noise equivalent
signal for this case.
It should be noted that the noise components given in Table 4-11 do not
include all of the noise terms that can be experienced in an actual CCD array.
For example, pickup and clock noise, which cannot be calculated are not included.
Also, noise contributed by the off-chip J-FFT buffer amplifier, although expected
to be small, has nc1 been accounted for. Further, it is not certain that the
CDS circuit will reduce the KTC reset and FET 1/f noise component by as much
as the here-assumed factor of 2.5.
4-39
0,
i
a
i
4.5.3 Design of Buried-Channel Amplifier
The design of the buried-channel amplifier was greatly simplified by using
the RCA computer simulation program R-CAP. The process descriptive inputs
to R-CAP were first adjusted to obtain results which matched measured laboratory
data. Using this as a starting point, design parameters were then varied to
obtain circuit characteristics which fell within design constraints.
The first step was to match DC characteristics. R-CAP was executed using
a voltage ramp function as the source follower input. The output was then plotted
versus this ramp input. The R-CAP parameters electron mobility (MN), threshold
voltage (VTN), and conductance of saturation region (SLN) were varied until
the relative magnitude and slope of the R-CAP plot matched that of the measured
characteristic of the buried-channel source follower on the TA11395 (see Fig. 4-25).
Next, the AC characteristics were simulated using the results from the DC
test. A 2-FET floating diffusion amplifier configuration (Fig. 4-26) was modeled
using the previously DC-optimized FET as the follower. The R-CAP parameters
were then varied so that the fall time and DC offset of the source follower output
matched the measured laboratory data (TA11395) for similar AC input signals
(see Fig. 4-27). A photograph of the TA11395 buried-channel floating diffusion
amplifier output is shown in Fig. 4-28.
RCAP
°°°O°O
o °° O
p0e°°°MEASURED	 VIN
DATA	
^-►
 VOUT
R
7	 9	 9	 10	 11	 12	 13
V IN (volts)
Fig. 4-25. FET amplifier R-CAP model with S1,N=.04, MN=550, VTN=-8.5,
and Rs=20K , Cs=20 pF.
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Fig. 4-26. 2-FET floating diffusion amplifier.
..^ `iE •0C 3.70E0: 3.97E-30 '+ .lip
 :3 ?.39E00 o Ji:
-90 ?.79E-;; 3.7-.•EM0 :.21-01 '..1 3E •9i 1.0`5.91
LOPE•
"1 _.:3E+01 .,06E*C: 1-09E-6: 1,1:-01 .,15E+P1 .,:?E.C1 1.21E+01 .,24E+01 ..27E,@: 7,3:E+Oi
C- 5•i?
	
?690- • ;3 3	
--	
,	 ,
	
:•3Pc.3	 ,
..................
	 .
„O:s
.,12009
	
:(;i35c.•^	
..... 
...............1....., .............
	 .,	 ..	
,
,rr. n ...	 ..	 ................ ... . .1.	 .........
	
3,5E
39E-i3
	
.1
S.?!r' •0,	
.................
	
,.,..,,.....	
.,.,.,.....,,............ ,...,.......,.....,............
..
Fig. 4-27. Simulated response for AC input signals.
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Fif;. 4-28. R ,_iried-channel floating diffusion amplifier output.
The duplication of the laboratory results using R-CAP provided a starting;
point for which the minimization of power dissipation was begun. Since the reset
FET dissipates neVlipjble power-, tine single source follower FET configuration
shown it', Fig. 4-25 was used for the power dissipation tests. The R-CAP para-
meters channel width (IV) , channel length (L) . and load resistor value were
varied
	 minimise the total power dissipation without unacceptable effects on the
gain, fall time. and outl:..i impedance. Table 4-15 summarizes the results of
this simulation.
T he design choice is design number six. This design will give adequate slew
rate, good gain, acceptable drive impedance, and a low-power dissipation of
4.1 njW. The design will also provide a WxI, produet of 110 Um2 and a layout
parasitic value of a = O.u46 pF. Thus, the design will be close to the. optimum
for minimum FDA noi ,,c. Tliis desigtl should give a noise value rf 80 rms electrons
compared to the minimum attainaole, with current design rules, of 71 rms electrons.
4.5.4 Format Conversion
The center tap configuration will provide an interleaved, forward, and reverse
va;co output format. The following discussion describes the output format and
addresses both software and hardware methods of format conversion.
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TABLE 4-15. SIMULATION RESULTS
Simulation 1 (Teat Chip) 2 3 4
W	 = it pm 5 pm 5 pm 5 pm
(Mask)L	 = 10 pm 13 pm 15 pm 15 pm
R s	= 20K 30K 30K 40K
P-FET	 = 2.87 mW 2.55 mW 2,38 mW 1.90 mW
P-Resistor	 = 4.37 mW 2.65 mW 2.55 mW 2.10 mW
Total On-Chip Power = 7.24 mW 5.20 mW 4.93 mW 4.00 mW
Total Power (Buffer
(4mW) + On-Chip)	 = 11.2	 mW 9.2	 mW 8.9	 mW 8.0	 mW
Gain	 = .66 .56 .54 .58
Rise Time
@Cs=20 pF
	 = 165 ns 275 ns 300 ns 388 ns
Fall Time
@C s=20 pF	 = 200 ns 350 ns 363 ns 400 ns
I
j1
r;;
t
Simulation	 5	 6
W	 = 6 pm 6 pm
(Mask) L
	 = 17 pm 17 pm
R s	= 30K 40K
P-FET	 = 2.55 mW 1.90 mW
P-Resistor	 = 2.5	 mW 2.19 mW
Total On-Chip Power = E.05 mW 4.10 mW
Total Power (Buffer
(4mW)+ On-Chip)	 = 9.0	 mW 8.1	 mW
Gain	 = .56 .58
Rise Time
@Cs=20 pF
	 = 300 ns 350 ns
Fall Time
@Cs=20 pF	 = 340 ns 388 ns
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A conceptual view of the CCD imager is provided in Fig. 4-29. Starting
from the top it depicts the object that is to be imaged. In this case it is a
grey scale with intensity distribution ( as see:, by each detector) plotted to
the right. Neat, the line of 512 detectors is depicted with each detector elec-
trically connected to the CCD multiplexer as shown. The CCD multiplexer "T"
shape represents the center tap configuration. The numbers and their relative
positions in the CCD represent where the information for a given detector is
located prior to the dumping of the CCD.
As applied to the computer simulation, each detector variable is assigned
a value starting at 0 from detector 41 and 'increasing linearly to 1 for detector
#512. This array of data which simulate a grey scale will be used as the
input data for the program. If this data were dumped parallelly into the CCD
multiplexer and read serially from one end, the grey scale would be reproduced.
However, when the data from the CCD are read from its center via a center tap
and alternately read from each side of the center tap, the data are jumbled as
shown in Fig. 4-30.
The "scramble" program reproduces this effect. The program defines two
counter variables, one for the lef%, side (as viewed in Fig. 4-29) that counts the
detector number down from 256 to 1 and one for the right side which counts
up from 257 to 512. Knowing that the CCD multiplexer output of the center tap
will read alternately from left and right sides starting with the left, the program
can use the properties of odd and even numbers to accomplish this effect.
Figure 4-31 is the code for this program on the IIP-9845 %:omputer.
0	 INTENSITY --- ►
 I
1N0. }
(G
IMME
	
RAY SCALE)	 -7 i1^G/-/^'^-►
0
1	 rote
IKT. NO.
	
1	 BETECTOR NO.	 -> CS 1 2
OETECTORB w
CCD -► I 1
	 254 255 258 \
	 257 258 258 .
Mix.
vEOEO OUT
.512
Fig. 4-29. Conceptual view of imager.
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Fig. 4-30. Scrambled from center tap configuration.
10 DIM	 Pix(512)
40 FOR	 I-512	 TO	 1	 STEP	 -1 1	 DENOTES	 OFPEF OF	 SEF IAL 	 FEGISTEP	 DumF
50 Pix(I) n INT(I/512) 'SET	 PIXEL	 LE','EL AMFLITULE	 0 TO	 1
70 NEXT	 I
110 Lsidt-257 ISTAPTING	 PIXEL NO.	 ON	 LEFT SIDE
120 Rsid • n 256 !STARTING	 PIXEL 140.	 ON	 RIGHT SIDE
130 FOR	 I u 1	 TO 512
140 IF	 INT(1i2)-Ii2	 THEN	 GOSUB Right	 ! IF	 I	 IS	 EVEN
158 iF	 INT ( I/2)<>I/2	 THEN	 GOSUB Left	 ! IF	 I	 IS	 ODD
1'l 1 PRINT Pix_scram 'VALUE OF	 CURRENT PIXEL	 BEING SERIALLY READ
190 NEXT	 I
200 END
210 Left:	 Lside n Lsid•-1 !LEFT	 SIDE	 PIXEL NO.	 COUNTS DOWN 256	 TO	 1
220 L-1
230 Pi.(	 scram n Pix(Lsidt)
240 RETURN
250 Right:Rsidv-Rsid •+ 1 !RIGHT	 SIDE	 PIXEL NO.	 COUNTS LIP	 257	 TC	 512
260 L-0
270 Rix	 scram n Pix(kside)
280 RETURN
290 END
1
.9
. Ft
.7
. v
.5
.4
.3
.2
.1
0
2
Hg. 4-31. Code for scramble program.
i
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The "unscramble" program essentially uses the same n;cthod described
for the scrambling program except reversed. The scr.unhled data are first read
from it data file where it had beer, stored from; th, , scr;uahlir:^4 program. Tho
datt. ty re read from this data file the way it would he read from the center till)
of the CCD multiplexer. The program unscrambles the data and Fit. 4-32
shows the results. The code for this prog;r.tm is in Fig;. 4-3:;.
4.5.5 Unscramblin g Electronics Hardware
The datit leaving; the CCD chip will he dih;itally converted using; ;,n Ail)
converter operating; at a 300K sample/s rate. The dicta will come in bursts of
512 - 10 hit words representing;' each dumping;' of the CCll multiplexer. The
tntrsts will he continuous with no addition J time interval hctwuen them:
therefore, the unscrambling; hardware must he able to unscramhle one burst of
data in the time it takes to dump a data burst from zhe CCD (512/300K s) .
These timing restrictions are dealt with by configuring tine ::.uw<rre into
two sections. One section acts as a storage buffer writing;' the c i-revi hurst
of data to its RANI. Meanwhile the other section is rending the previous hirr•st
of data from its RAN! using stored decoded address locations read from a c:;mmon
_	 PROM. In other words, the drita are rear: front the RAM in a predetermined
order and not sequentially as it was originally written. After each burst. the
two sections switch functions. So once section one has written a burst to its
RANI it then decodes it while the other section imvingr decoded its data starts
to write a new burst to its RAM.
.9
.8
.7
> .6
.5
z
.4
.3
.2
.1
8
1	 104	 206	 .i:?r	 51 ?
VIDEO SPMP^ NWLE!`
Fig. 4-:32. Unscrambled center tap output
4-46
D*-
10	 DIM Pix(512)
20	 ASSIGN NI TO "INPUT"
30	 PRINT 91;812
40	 FOR 1 .812 TO 1 STEP -1
80	 Pix(1)•INT(1/61241000)i1000
60	 PRINT 91;612-I,Pix(l
70	 NEXT I
90	 ASSIGN M1 TO "SCAM"
l00
	 PRINT 91;812
110	 Lside•257
120	 Reldem286
:30	 FOR I . 1 TO 612
140
	 IF INT(1/2)=I/2 THEN GOSUB Right
180
	 IF INT(Ii2)01/2 THEN GOSUB Left
160	 IF L • 1 THEN PRINT "Pix scrarn";Pix scram;"
170	 IF L-0 THEN PRINT "Pix_scram";Pix scram;"
ISO	 PRINT 91, I. Pix_acram
190	 NEXT I
200	 END
210 Left! Lside-Lside-1
220	 L-I
230	 Pix scram-Pix(Lside)
240	 RETURN
280 Right:Rside=Raids+I
260	 Lm0
270	 Pix scram-Pix(Rside)
250	 RETURN
290	 END
I=", I," LEFT - ";Lside
RIGHT-";Rside
Fig. 4-33, Code for unscramble program.
In this configuration, each section shares the counter, PROM, address
and data lines. This required the use of tristate buffers throughout the
circuit and allowed the two sections to be r'bi-modal" in operation. A block
diagram of the hardware operation is shown in Fig. 4-34.
Fig. 4-34. Electronics hardware operation.
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.6 MODULE DIMENSIONS AND BOND-OUT
The module will have an active length of 605 mils. The scribe dimension.
before edge definition, will be 00625 mils. The module width will be 140 mils.
The scribe dimension will be 146 mils. The width of 146 mils will permit ade-
quate space for epoxy mounting to the Test Assembly substrate. For com-
parison, the TC1258, the 256-detector Schottky device, has dimensions of
75-x-441 mils.
The 625 - x-146 module scribe dimensions will permit approximately 48
modules to be fabricated per three -inch wafer ( see Fig. 4-35). There will be
22 bonding pads per band or 44 per device. The bond pad designations and
location are detailed in Fig. 4-36.
4.7 POWER DISSIPATION
The SWIR module configuration offers high performance at a very low
power dissipation. There are three sources of power dissipation on the IRCCD
linear arrays. The dominant source is the power dissipation of the-two MOSFET
output amplifiers. The other two sources are dissipation in the CCD readout
registers and dissipation in the Schottky barrier detectors.
16
I
TEST
DEVICES
a PROPOSED CHIP AREA- 1401.605 MILS2
s 48 MCDULES/WAFER
• 2 LINE ARRAYS/MODULE
I	 • ACTIVE AREA- 9x606MILS2
• 31NCH DIAMETER WAFER
PADS
LINE ARRAY •1
LINE ARRAY 02
e -
PADS
Fig. 4- 35. Module density per silicon wafer.
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Fig. 4-36. Dual-band sensor bond-out.
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The CCD shift registers are buried-channel devices through which signal
charge is transported. The charge is moved by appropriate clocking of the
directionality controlling polysilicon gates. There are four mechanisms for
power dissipation in the CCD register. The first is the power utilized in
charging and discharging the resistive polysilicon clock gates. The second
source of dissipation is the power used in passing the signal charge through
the buried layer, this is effectively a drift current power. The third source
of power utilization is that due to lifting the charge packets over the barriers
which control the charge packet flow. The final source of power dissipation
in buried-channel CCDs is attributed to movement of holes into and out of
the depletion region as the registers are clocked.
The power dissipated in the resistive polysilicon gates is dependent upon
the clock amplitude and the clock rise and fall times. A derivation of the
expression for the gate dissipation is given in the following expression, the
numerical values employed are applicable to the final design for the dual-band
SFV1It sensor.
PAVERAGE — PPEAK x DUTY FACTOR
(	 2
PPEAK = I% = \ ®t /
DUTY FACTOR = 2A t = 2 fo At
Q l 2
PAVER = ( At l	 R NG 2 fe At
R NG
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where
R = [25 ohms/square] LO/WG
L  = average transverse length of poly gates (assume 62 um)
W  = transverse width of poly gates (assume 10 um)
t,t =	 rise, fall time (assume 100 ns)
N G = number of gates, 4 times number of stages (two-phase clocking;
4-x-512 = 2048/band)
f 	 = clock frequency (assume 256-x-1/1.8 ms = 142 kHz)
Q = Cox x V  ( Cox upper bound capacitance)
V c = clock amplitude (assume 8 V)
ox =	 [ 0.36 fF/ p 21 [LE W]
L.E = storage length + barrier length (assume 15 um)
W = stage width (assume 62 ijm)
thud
C 2V 2 2 t' R, N
P AVER =	
ox c	 c	 G	 (RESISTIVE GATES)
	
(4-18)
At
For the final design the total dissipation due to resistive polysilicon gates
is "•5 u W per band or 7 uW for each module.
The power utilized due to the signal "current" flow is given by the
following: *
2	 2
_ Qs^ fc Ns t
PAVER
(CURRENT) us
(4-19)
*R. Strain, "Properties of an Idealized Traveling Wave Charfe Coupled Device,"
IEEE Electron Devices, vol. ED-19. October 1972.
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where
Q	 = signal charge (assume WLI; T = 1.8 ms, a = 1.25 um, 1.41 x 105
s	
electrons)
X	 = stage length (assume 30 um)
f 	 = clock frequency (a:,aume 142 kHz)
Nst = number of stages (assume 512)
P S = effective electron mobility [assume 550 cm  V -1 s 11
For the module design chosen the power dissipation due to signal current is
0.01 uW per band or 0.02 uW for each module.
The third source of power dissipation in the CCD registers :s that due
to the "lifting" of the charge packets over the clock-induced barriers. 	 An
expression for this power dissipation is given by the following:
Q
PAVER 2 Qs tc orb +VAV Nst	 (4-20)
(TRANSPORT)
2 C p
where
V 	 = barrier height (assume 8 V)
VAV = average driving voltage above V 	 (assume 2 V)
Q s = signal charge (assume T = 1.8 me, a = 1.25 um, 1.41x10 5 electro„s)
C p
 = storage gate capacity (assume maximum, 
COX)
Cox = [0.36 fF/um 2l [LE W]
LE = storage length + barrier length (assume 15 um)
f 	 = clack frequency (assume 142 kHz)
Nst =; number of stages (assume 512)
For the final design the dissipation due to charge transport is approximately
0. 05 mW per band or 0.1 mW for each module.
The final source of shift register power dissipation is due to the movement
of holes into and out of the depletion region as the buried channel is clocked.
This cha:.ge movement is supported by the substrate power supply through the
resistive substrate. The amount of charge flow (holes) is dependent upon the
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clock amplitude and the clock bias, as well as, the amount of signal charge.
The following is an expression for the substrate dissipation due to the movement
of holes into and out of the depletion region:*
PAV	 = 2 CD VDZ f  N S 	(4-21)
(SUBSTRATE)
w here
C D = [0.07 fri p m 2 ][LR W)
':D = (0.96 V c ] 
- 
[0.98 Qs(Ccl
Cc = [0.18 fFl p m 2 ][LR Wl
Q s
 = signal charge (assume T= 1.8 ms, A = 1.25 pm, 1.41x10 5
 electrons)
V 	 = clock amplitude (assume 10 V)
L 	 = half the stage length (assume 15 pm)
W	 = stage width ( assume 62 Pm)
f 	 = clock frequency (assume 142 kHz)
NS = number of stages (assume 512)
For the final design the dissipation due to depletion region clocking i^, 0.85 mW
per band or 1.7 mW for the module. The total CCD register dissipation is
thus anticipated to be approximately 1.8 mW for the chosen module design. 	 This
is equivalent to 1.75 pW dissipation per pixel.
The Schottky barrier detector dissipation will br very low. The sources
of power dissipation in the detectors are leakage current power and the power
involved with vidicon mode transfer from the detector to the CCD register. The
leakage current is so low that this dissipation will be negligible. The power
invol•: ed with vidicon mode transfer will be small. As an upper bound on this
dissipation assume that all the CV 2f energy involved in the reset operation is
dissipated as real power. Therefore, for the final design the detector dissipation
must be less than the following:
2
PMAX	 CDTV f  Nst
(DETECTOR)
*The quantitative data used in this and other formulas were derived from a
buried-channel CCD model created by RCA Laboratories and ATL.
	 These
parameters reflect the nominal buried layer and depletion region characteristics Ii
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where
C DT = detector capacitance (assume 0.063 pF)
V	 = reset clock amplitude (assume 10 V)
fT = parallel transfer frequency (assume 1/1.8 ms = 556 Hz)
Nst = number of detectors
For the module design the detector dissipation will be less than 1.8 VW per
band or 3.6 uW for the module. Thus, the detector dissipation is negligible.
The dominant power dissipation source is the buried-channel MOSFET
amp lifiers. The simulated power dissipation is 4.0 mW per amplifier or 8.0 mW
for the module. To this dissipation the hybrid buffer dissipation must be
added. The current design for, the buffer calls for a power dissipation of
4.2 mW for each 'L-transistor buffer. or 8.4 mW to support the dual-band
module design.
The total power dissipation for the dual-band 2-x-512 design with the
center tap configuration and on-hybrid buffers is summarized in Table 4-1.6.
The total power dissipation is thus 18.2 mW for each module.
TABLE 4-16. MODULE POWF,R DISSIPATION
Dissipation Source Dissipation per Module Dissipation per Detector
CCD Register 3Resistive Gates 7 uW 7.0 x 10 uW
CCD Register
-5Signal Current 0.02 l,W 2.0 x 10 uW
CCD Register
2Transport 0.1 mW 9.5 x 10 uW
CCD Register
Depletion Dissipation 1.7 mW 1.8 uW
Schottky Detectors 3.6 uW 3.5 x 10 3 um
MOSFF:T Amplifiers 8.0 mW 7.8 pW
Amplifier Buffers 8.4 mW 8.2 pW
TOTAL 18.2 mW 17.8 PW*
*RFP specification for power dissipation is < 26.8 uW.
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*Ball Aerospace assessment.
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4.8 RADIATION EFFECTS
The effects of radiation on the operating characteristics and performance
of the Schottky barrier IRCCD technology should be acceptable for a 5-year
MLA mission. Two investigations into the effects of radiation have been under-
taken to date. The first analysis and experimentation were performed during
the MLA instrument definition sti:d es. Prior to the SWIR contract award, a
second experimental investigation had also been initiated. The second study
involves the placement of a Pd2Si focal plane and test devices in the NASA Long
Duration Space Exposure Experiment (LDSEE). The following discussion
reviews the findings to date and details RCA's participation in the LDSEE study.
The Schottky barrier IRCCD technology should exhibit good radiation
tolerance. MLA Instrument Definition Studies and preliminary experiments
indicate that for a 5-year MLA mission, the performance will be slightly degraded.
However, if certain operational conditions are met, the performance will stay
within the limits of calibration capability.
The principal reason that ther: is not a large degradation in performance
is that the MLA environment is rather benign. First of all, the maximum ex-
pected total ionization dose of 6 x 103 rads(Si)* is a factor of two below the
range where MOS devices commonly start to show appreciable effects. Further-
more, the absence of fast neutrons assures that there will be no appreciable
displacement damage.
However, because of the low-temperature (120°K) operating environment,
there will be greater than normal (298°K) flat-band voltage shifts induced by
the ionizing radiation. After analysis of the findings in the literature, it
appears that there could be a 1- tc 3-V shift in the CCD operating potentials.
This assumes little or no annealing. In actuality, it is quite likely that at
120°K the self-annealing process will keep pace with the slow radiation accu-
mulation process. (f not, exposure to 200°K to 250°K temperature periodically
would improve the annealing rate (perhaps that is inevitable if the passive
cooler is to undergo a periodic burn-off purge).
The radiation effects on CCDs and NMOS transistors at room and cryogenic
temperatures are well known and understood. The only aspect of the SWIR
sensor which is not thoroughly understood in the context of radiation effect:
is the Pd2Si detector. To gain a better understanding, a 32-x-64 area array
(Pd2Si) was bombarded with ionizing radiation. The purpose of this experiment
was to measure the operating characteristics before and after radiation and
thereby determine radiation effects.
The experiment was conducted at the Cobalt-60 Radiation Laboratory at
the RCA Solid State Division, Somerville, NJ. A device from wafer 11G-14
was exposed to radiation levels of 5000 rads (SO while all CCD, and other
accessible gates, were tied to positive +5 volts bias. The IR radiation was
VGG (THRES) VT (THRES) 0C1,3 OC2,4 G4 G5 G6
1.24 8.03 -15.66 -6.40 7.10 13.86 19.59
1.01 7.31 -19.71 -8.87 3.15 16.80 19.59
0.230 0.720 4.05 2.47 3.95 2.94 0
Before -
After -
A VTH-
done at room temperature. After irradiation, a 230-mV threshold shift was
observed in the output amplifier active-loan device (VGG = 1.25 ^ 1.Oi).
The Schottky-diode transfer-gate threshold change was 720 mV (VT = 8.03
7.31). with the identical bias as before exposure, the vertical ("B") register
exhibited poor transfer efficiency; however, wit;i some bias adjustment accept-
able imagery was achieved.
The Schottky detector dark-current Tavel (at 125°K) seemed to vanish
completely following irradiation. This is an important observation because in-
creased detector dark current was the degradation phenomena of concern. It
thus appears that the detector exhibits radiation tolerance. At 300°K the
output ("C") register had large CCD dark current (^- 1/2 full well), but at
125°K the CCD dark current vanished.
The MOS threshold shift (V GG ) and the Schottky vidicon transfer gate
shift (VT) were small enough that no adjustment was needed to make corrections
for radiation effects. However, as indicated in Table 4-17, the CCD threshold
shifts were appreciable.
TABLE 4-17 RADIATION TOLERANCE FOR SCHOTTKY
BARRIER DETECTORS
VMB (Volts)
Vpinning VG = 0
Poly 1 Poly 2 Poly 1 Poly 2
-6.5 -12.0 -6.5 -10.8
-1.5 - 6.8 -1.3 - 4.8
5.0 5.2 5.2 6.0
Before -
After -
GVMB-
Operational Bias (Volts)
Most probably, a satellite system would require bias adjustment over the
of the mission to accommodate the dose accumulation. An important observ=
should be made, however. The VM B
 shift in pinning voltage and in offset
were approximately the same for both first and second level polysilicon gat(
This means that a minimal number of independent bias adjustments would b(
needed.
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During the third quarter of 1982 RCA delivered two packaged integrated
circuits to the Georgia Institute of Technology for inclusion in the Long Duration
Space Exposure Experiment (shuttle launch and retrieval experiment, nominal
6-month orbit in space). The responsible project leader at Georgia Tech is
Dr. Donald Blue. The integrated circuits were (1) a 32-x-64 Pd2Si focal plane
array and (2) an IRCCD process test device test key. Prior to delivery, the
Pd 2Si 32-x-64 array was completely characterized for operating potentials,
blemish characteristics, transfer efficiency, noise, and response uniformity.
The test key was characterized for NMOS threshold voltages, NMOS transconduc-
tance, and CCD V&IG potentials. Mechanical samples of the IC packages have
r:reviously been sent to assu"- mechanical compatibility between the IRCCD test
samples and the LDSEE mechanical design.
It has been agreed that after the LDSEE capsule is recovered from space,
RCA will measure the IC performance and furnish a report to Georgia Tech on the
effects of space exposure on device performance, This experiment, while nut a
rigorous investigation of radiation effects, will give a first look at the real effects
of the space environment on Pd2Si IRCCD technology.
4.9 MODULE THERMAL PROFILE
An extensive multinode analysis of the temperature distribution on tha
silicon detector module was accomplished during the MLA Instrument Definition
Study. As part of the SWIRS design study the analysis was reviewed and ,ip-
dated. The objective of this analysis was to determine the degree of approach
co isothermality of the line array of detectors. The specific cause for conce^n
about the departure from isothermality was the dissipation in the FET ampiifi °rs.
The goal of this analysis was to determine if the on-chip dissipation disturbe,,
the isothermal nature of the detectors in the regions near the amplifiers.
Furthermore, it was desirable to know the average-module temperature rise.
The analysis was done using a 378-node thermal model. The model repre-
sented the silicon module affixed by conductive epoxy to an isothermal surface
(this would be the package substrate) . The 3-dimension&', model represented
the dissipation zones as separate rectilinear solids, each of uniform heat flux.
The model accurately represented the placement and dissipation magnitude of
the proposed amplifier, detectors, and CCDs. The epoxy bond was considered
to be 4 mils thick with 70% area coverage ( K F,pOXY = 0.053 W/in- O K conductivity).
A 30-mil package window (slit) was included in the mudeling. The thermal
conductivity of silicon at 100 0K was used, rather than the room temperature value.
It turns out that the thermal conductivity at 100 0 K is approximately three times
as great as it is at 2980 K (KSi = 17.8 W/in- OK at 1000K).
The result of the analysis was very favorable. Table 4-18 summarizes the
expectod temperature rise above the isothermal surface at various points along the
detector array, and at the amplifier locations. The results presented in the
table are for the center tap configuration with the single-stage on-chip amplifier.
As may be seen, the "hottest" spot on `he chip, the area containing the output
amplifier transistor, is only 0.40°K above the isothermal package substrate
temperature. Looking at all the detector locations, the largest, t ,snperature dif-
ferential along the detectcrs is only .034 0x. Thus, there wi.l;' t=_ nagligible
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TABLE 4-18. NODULE TEMPERATURE RISE ABOVE PACKAGE SUBSTRATE
Selected Locations Temperature Rise (°K)
Amplifier Drive Transistor 0. 4010
Detector #248 0.3786
Detector #250 0.3799
Detector 0252 0.3808
Detector #254 0.3815
Detector #256 0.3816
CCD Stage #250 0.3799
CCD Stage #252 0.3809
CCD Stage #254 0.3821
CCD Stage #256 0.3822
detector dark current differentials caused by temperature nonuniformity.
Furthermore, the heat flux will be very uniformly distributed. This fact coupled
with a si '•.atrate package design of high-conductivity silicon will result in a very
small module tempeiature rise (<1 0 K) above the temperature provided by the
TA cold finger.
4.10 EDGE DEFINITION TECHNIQUE DEVELOPMENT
As previously stated, mechanical end-to-end butting is the preferred
butting technique. In preparation for end-to-end alignment, the module abut-
ment edges must be precisely defined with minimal damage to the active devices
Candidate edge defining procedures include anisotropic plasma etching, wet
chemical etching, sawing, polishing, and combinations of these techiques. The
results to date of an on-going investigation into edge definition techniques are
presented in the following discussion.
During the RCA potion of the MLA Instrument Definition Study, the sawing
and polishing technique was investigated. The test vehicle was a fully processed
RCA visible-light photocapacitor array. This array formed a chip size of approxi-
mately 500 mils by 80 mils if chips were taken in pairs. The 2-inch silicon wafer
(16-mil thickness) was first diamond sawed to produce the 500-mil-by-80-mil
pieces of silicon (this size is comparable to the dual-band chip size) . After
diamond sawing, the chip edge (80-mil edge) looked as shown in Fig. 4-37a. The
degree of chipping may be ascertained from the fact that the s-a uare dot on the
largest triplet of the resolution patterns (square over a rectangle) is nominally
0.3 mils (7.5 pm).
The next step was to polish (lap) the chip edge. This was done using a
polish that is similar to that used for polishing the back surface of the Schottky
IRCCD wafers. A polished edge looks as shown in Fig. 4-37b. The edge after
polishing is very smooth, with negliLible surface damage, and has very accurate
orthogonality to the chip structure (no skew).
The final test of this technique was the actual placement of two chips
end-to-end after polishing. As may be seen in Fig. 4-38, the results were
,
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Uvery good. The gap between the chips on both the top and bottom wa3 on
the order of 0.24 mils (6 11 m).  While this technique provided excellent results
with respect to physical characteristics, this experiment yielded no data on
electrical degradation. The question of leakage current increase due to mechani-
cal damage was not addressed by this investigation.
From this starting point another set o f experiments was initiated. The
purpose of these experiments were ( 1) to look at new approaches to low-damage,
precision edge definition, and (2) to measure the magnitude of the electrical
damage due to sawing. It was decided that thin - silicon CCD imagers laminated
to a glass substrate would be used as the test vehicle. Since this is the
technology to be used for the Visible /Near IR Development and this Vdge defini-
tion is more demanding than the SWIR all-s il icon definition problem, the results
of the development effort should provide edge definition solutions for both
imager technologies.
At RCA Laboratories, thin glass-laminated wafers on which there are three
fully processed CCD imagers have been used for a series of sawing tests to de-
termine the edge quality that can be obtained using a Tempress 604 saw.
Resin-bonded blades three mils thick and having 9-um diamond grit have pro-
duced cut edges with discontinuities ( chips) in the silicon structure extending
no further than 5 um from the cut edge over distances of several millimeters.
When the laminated wafer is waxed to a thick St support to supply greater
rigidity during the sawing operations and the cut depth is greater than the
25-mil thickness of the laminated structure, the edge quality is that shown in
Fig. 4-39a. This thm sawing disc is normally mounted in a chuck which exposes
only 10 mils of the blade. Blade breakage is high, so thicker blades with fine
grit will be employed in the future. Most of the cuts have been only part way
through the glass laminate.
Figure 4-39b shows the minimum gap obtained when two cut edges such as
shown in 4 - 39a were brought together. The gap is 8 to 8.5 um wide over a
distance of 3 to 4 mm. As can be seen, a lot of dirt l q presen^ along these
edges, the residue from having mounted the samples in a wax to permit micro-
scopic examination of the cut edge, so the gap width may well be narrower when
clean samples are used.
These sawing tests are very encouraging and appear to show that little or
no polishing will be required for the butt edge of the VIS/NIR or SWIR devices,
if the proper blades and cutting speed are employed.
More recently an overlayer of clear wax has been applied to the surface of
the wafer after it has been waxed to the thick silicon support. This overcoat
has reduced chipping of the silicon and provides a mask for subsequent etching
of the exposed edges of the saw cut.
The effect of sawing on the electrical performance of a CCD structure is the
subject of another investigation. Operable frame transfer imagers were identi-
fied by probe testing of processed wafers ( fabricated in Lancaster, PA) operating
at standard TV rate. A saw cut is made at right angles to the gate lines extending
4-59
7^4,4
OMG#Nf L P,^sk t
() r POOR QU/ILi i
4-60
I' (^ I^ t•	 t ft	 1_
^
^e f^	 I{{ r
r t t
i
1^
^;
r
1
t•
+
^. V	 ^^^ r ^'	 t	 I
1 f 1 t, a	 ^t 1
I 1 i i	 f vt t r ,t 1 ^,	 # MCI	 i 1	 f
W
^
r	 ^• t' I 1^ ^. Q
Q Ca
i7 _ J
V { r
0 H Z
COL-
x
1 ^
A M d
a
Ldj
tD
w 4 i	 ! A	 d
A • ;	 +^
^ ^	 ^
K
1 f 4 t lI	 ^ f	 {
I1
E	 ^
^^	 ^,Ii	 t	 1i
^1
r	 f
^^	 ^)	 ^^
1	 t	 {1	 a
^	 f
L
ZL
{
++ r r	 Nlf	 ► ,	 ^I ^	
..
pT !
{
r	 ^^ w,r ,	 {{{ 1
T(	
f ^ t
^'^'►..'^'! .fir--.^ r.r .r-
..^`r^,,.
^t
_y
s
.; IHCivaa^+.
. 	 '
P
7 I' '1^1'
^	 Iy 11	 ^	 l^ 	 1	 ry	 ^	 ^ :^
ti
,
I 	 i i 4! ^1
^^ I	 ^ ^	 ^ ` ^ 
I
^+•	 f 1 1	 it Ir ,	 rrr [7 -7	 6 r ^ Ii	  	 rf ^I	 ^. i
	
a
	
•
rr
H
m
yN^
W
Qi
CL
W
U.
H
E
.E
iu
VL
G
OU
•r.
H
V
W
J
Z
N
S
W
W
yQ
NQJO
Z
O
Z
OV
J
W3
_
x
Q
G9
O
Z
O
_Q
O
ZL
Cl
S
3
W
Q
J
m
cWO
Z
O
m
Z
NW
ac
_J
EE
M
^t
from the top of the image register to the center of the storage register. The
device will still ima;,r;a in the storage register because the gates are double-end
connected. However, since the clocking of this register is interrupted only
during the retrace intervals of the TV scanning cycle, operation with strobe
illumination at field rate is required. Prior to sawing, the dark current of
each operable device (there are three devices per wafer) was measured on the
probe station and imaging characteristics of the storage register illuminated by
a strobed image were noted. After sawing, the electrical performance of devices
was again examined. Dark current increases of 10 3 to 10 4 were a':a^e:ved in all
samples. A silicon etch which does not attack the BPSG overlaye: , protecting
the device was shown to be effective in reducing the dark current to a level
about 1OX the original. Results have been variable and In only half of the
devices was the dark current lowered sufficiently to obtain imaging operation.
The best sample has a region on each side of the saw cut in which several verti-
cal. CCD columns are saturated with dark current. Shown in Table 4-19 is the
dark current history for two sawed devices on one wafer.
The initial dark current reduction resulting from etching is not stable.
Coating the etched silicon edge with wax has overcome this instabilf y, and in
some cases has further reduced the dark current. Despite the presence of both
a surface wax layer and the BPSG surface layer on the device, there is evidence
that a long duration etch extends several micrometers away from the cut edge
without providing furtber reduction of dark cu_=rent.
TABLE 4 . 19. SAWED IMAGER OPCRATING AT TV RATE
Dark Current
Chip 1
(A)
Dark Current
Chip 3
(A)
Initial .8 x 10 -8 .65 x 10-7
After sawing .8 x 10- 4 1 x 10-4
After etch 1 x 10-7 8 x 10-7
After waxing exposed edges 6.4 x 10 8 5.3 x 10 7
After heating 120°C, 40 min 6 x 10 8 1.5 x 10-7
The most recent saw cuts have been terminated in the middle of the image
register where there is an antiblooming structure separating the CCD columns.
If we can successfully wire-bond across the sawing gap in the gate line bus
bars of this register, it should be possible to evaluate the effect of having a
variation in the wafer doping adjacent to the edge pixel.
Another approach by which we expect to provide samples with a change in
doping in the region of the saw cut will be a test structure included in the
mask set for a new device design. Samples will be available in the near future.
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Experimentation to reduce the dark current introduced by the raw edge of
the saw cut and to provide stable passivation is being continued. It is felt that
precision sawing, followed by lapping and appropriately masked passivation
etching will provide the final, successful edge definition technique.
4.11 MASK LEVELS FOR THE Pd 2Si — FPA FABRICATION
The mask levels for the dual-band module will be essentially the same as
those utilized on the 6-x-128 high - density imager. The dual-band sensor mask
levels are listed in Table 4-20.
TABLE 4-20. DUAL-BAND SENSOR MASK LEVELS (TA11567)
ri
^,
Designation Mask Level Priority Tone
Nil Alignment Mask 1 Dark Field
M3 I	 Channel Stop ( P+ ) 1 Clear Field
114 Thick Oxide 1 Dark Field
M6 BCCD Implant ( 1) - [N Tvoe 1 Dark Field
SBD Guard Rings for Low
Fill-Factor; Amplifier + CCD
Register]
M7 Poly 1 1 Clear Field
M8 Poly 2 ( I) - [Low Fill - Factor 1 Clear Field
SBD Poly Isolation]
11110 N+ Diffusions ( Incl. SBD) 1 Dark Field
NI11 Implanted Guard Rings ( 1) 1 Dark Field
[Poly Isolation, Low Fill-
Factor]
M19 Schottky Contacts ( I) 1 Dark Field
[Low Fill-Factor]
M21 Aluminum [ All Metal, Incl. 1 Clear Field
Reflectors]
M23 Pads 1 Dark Field
M25 BCCD Implant ( C Register) 1 Dark Field
M28 Contacts ( Reg. , Not Incl. SC) 1 Dark Field
M32 SiO [Both Bands for Cavity] 1 Dark Field
I I33 Passivation Etch Mask 1 Dark Field
M34 BCCD Implant (II) - [N Type 2 Dark Field
SBD Guard Rings, High Fill -
Factor; Amplifier + CCD Register]
IN 35 Poly 2 ( 11) - [High Fill - Factor 2 Clear Field
SBD Poly Isolation]
N136 Implanted Guard Rings (II) - 2 Dark Field
[Poly Isolation, High Fill - Factor]
N137 Schottky Contacts ( II) - 2 Dark Field
[High FD I-Factor]
M38 SiO - [Single Band for Cavity] 1 Dark Field
M39 BCCD Implant (III) - [No SBD 2 Dark Field
Guard Rings; Amplifier +- CCD
Register
^a
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TABS,E 4-20. DUAL-BAND SENSOR MASK LEVELS (TA11567) (Continued)
Designation Mask Level Priority Tone
M40 Aluminum - [Same as M21, But 2 Clear Field
No Reflectors]
M41 Aluminum - [Reflectors Only] 2 Clear Field
14192 SiO [Both Bands for Cavity] 1 Clear Field
M98 SiO [Single Band for Cavity] 1 Clear Field
r
i
4.12 SUMMARY OF DUAL BAND SPECIFICATIONS
Table 4-21 summarizes the dual band sensor specifications. The sensor will
have two linear arrays with 512 detectors each. The cross-track spacing will
be 30 pm center-to-center. The along-track spacing from band-to-band will
be 300 pm (10 IFOV). The fill-factor will be 48-68% for the conservative design
approach and 75-83% for the aggressive design approach. One of the bands will
be optimized for operation in the 1.25-1.65 pm spectral region. The other band
will be optimized for operation at 2.22 p m.
TABLE 4-21. BUTTA13LE DUAL BAND SENSOR SPECIFICATIONS
Number of Detectors 2 x 512
Cross-Track Pitch 30 pm
Along-Track Spacing 300 pm
Detector Fill-Factor 68-83%
Quantum Efficiency Goals
X = 1.25 20%
X = 1. 65 14
A = 2.22 5.5%
Charge Capacity 1.1x106 e
Operating Temperature 120-125K
Dark Current (120K) 2nAlem2
Noise Floor (rms) 100-117 e
1 Pixel Loss at Seam 2
it
ai
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1The read-out mode for each band will be a once per frame parallel transfer
from the detector/parallel transfer region to the serial CCD registers. The
two serial CCD registers of each band have a shared, center tap floating dif-
fusion amplifier output. The amplifier is a single on-chip buried channel PET
source follower. This amplifier will be connected to an on-focal plane buffer
for the Test Assembly implementation. The serial CCD registers have electrical
input ports. All the CCD registers are fabricated with N-buried channel, double
polysilicon gate technology.
Resident on the module will be test diodes, test amplifiers, process test
devices and a temperature sense diode. The dual band sensor will have 22 bond
pads per band, for a total of 44 for the module.
r
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Section 5
TEST ASSEMBLY DESIGN
5.1 PACKAGE DESIGN
The primary packaging goals are precision and stability over the wide tem-
perature range, with good thermal conduction from the modules. Primary goals
direct the design toward the use of a single material with a minimum number of
firmly anchored interfaces between module and cold sink. The package must
also provide electrical, mechanical, and optical interfaces to the focal plane.
The test assembly (TA), shown in Fig. 5-1, consists of a polycrystalline
silicon substrate carrying a two-layer thick-film interconnecting conductor pattern
and five modules epoxy mounted in precise contiguous relationship. The substrate
has a baffled aperture exposing module photosensitive areas to focused radiation.
The modules are connected with wire bonds to substrate metalization which extends
to the substrate edge for solder connection to ribbon cables. Also included in the
assembly are chip capacitors and resistors for optimum circuit bypassing and elec-
trical trimming. A polycrystalline silicon cover enclosing the modules and fragile
bond wires will, after prototype evaluation, serve as a radiation and EMI shield,
thermal conductor, and contamination seal. The silicon cover would be sealed
to the substrate with berylia-loaded epoxy to provide electrical insulation from
the input/output conductors and good thermal conduction across the joint. During
prototype evaluation, the thermal and mechanical mounting surfaces will be 1-x-2-
inch unpopulated regions at opposite ends of the test assembly substrate.
COLD MOUNT
EPDXY MOUNTED MODULES
INTERCONNECT
PATTERN
EPDXY MOUNTED-
CHIP COMPONENTS
SILICON
THIN GAUGE
RIBBON CARL
NON-REFLECTIVE
BAFFLED APERTURE
AIR COATED ;ILICON
FILTER-WINDOW WITH EPDXY SEAL
	
-'•	 OXIDE OR NITRIDE COATED
SILICON SUBSTRATE
GROUND
	
STRAP
	
- ELECTRICAL INSULATING THERMAL
CONDUCTIVE EPDXY SEAL
Fig. 5-1. Focal plane concept.
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1'he design trade study was directed toward proving the novel features of
the TA design. The use of silicon as a packaging material and as a substrate for
thick-film circuitry was investigated and will continued to be nvestigated. Details
of module alignment and component mounting are currently under study.
5.1.1 Package Design
To avoid thermally induced strains resulting from the approximately 200K
swing from room ambient to operating temperature, the substrate must closely
match the coefficient of thermal expansion (CTE) of the silicon modules. Mis-
matches over the anticipated temperature range will result in bimetal distortion,
and, in the extreme, crashing of adjacent modules if clearances are very small.
Silicon uniquely combines perfect CTE match, high thrmal conductivity at 120K
(equal to silver), low density and high modules. The under#red features of
silicon for this application are difficult fabrication and brittle fracture. These
problems are being addressed.
Silicon wafers (3-inch diameter by 15-mil thickness) were subjected to re-
peated thermal shock tests by immersion in liquid nitrogen at about 77K. Wafers
survived six immersions and returned to room ambient without any visible de-
gradation.
Silicon blocks 2-x-4-x-1/4 inches were also thermal shock tested successfully.
Because of silicon's notch sensitivity, the test was repeated with a silicon block
2-x-4-x-1/4 inches with a slot 100 mils wide by 3 inches long centrally located
through the 1/4-inch thickness. The slotted block survived without visible
degradation.
uur vendor had no trouble machining the slot using a diamond saw plug cut
and finishing the ends with a diamond end mill. No problems have been encountered
in handling the silicon slabs during thick-film printing and testing, adding to our
confidence that silicon is an acceptable package material for this application.
5.1.2 Thick Film on Silicon
Substrate metalization could in principle be either thin film or thick film. The
requirement for insulation of two-level metalization combined with the need to match
the CTE of silicon led us to prefer thick film. However, there is no reported ex-
perience in thick-film materials fired on silicon outside of solar cell fabrication
where it is used for contacts through oxide or nitride passivation. As a conse-
quence we have requested Electro Science Laboratories (ESL) to develop materials
for this application.
Most thick-film materials have been developed for use on substrates made with
high alumina (i.e., 96 or 99.5%). Variations of these compositions have been
adapted for use on other substrates such as berylia, procelain-enamel coated
steel, stabilized zirconea, and soda-lime glass. Considerable difficulties in for-
mulating thick films arise when the use of substrates lower in CTE than alumina
are proposed. Thus, hard borosilicate glasses, silicon, and quartz substrates
represent greater degrees of difficulty, in inverse relationship to their decreasing
CTE values.
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Among these last three substrate materials, silicon, in particular, adds an
additional degree of difficulty in that it is not an electrical insulator. Shorting
between printed conductor lines can occur even when oxide or nitride films are
deposited on the silicon.
G
This was confirmed by initial insulation tests using silicon dioxide as the
insulating medium. Silicon wafers with a 0.015-inch thickness and a 3-inch dia-
meter were oxidized to a 1-µm thickness. A conductive gold pattern using ESL
8835-1B material was fired on the wafer. Massive shorts ensued.
A second test was made using conventional materials. A single layer of dielec-
tric, ESL 4612, was deposited and then followed by a gold-stripe pattern using
P	 ESL 8835-1B gold. Both were fired in air at 805C.
The second test was very encouraging in that only a small number of shorts
C	 occurred, approximately one line in ten. The lines were 10 mils wide and 900 mils
long.
-	 r
,
R
	
	
This second sample was dipped in liquid nitrogen (LN) and returned to room
temperature (RT) several times. The material remained adherent and the number of
shorts did not increase. These tests justified the development of materials matched
to the silicon substrate characteristics. Electro Science Laboratories undertook this
task.
The problems addresGed during the design trade study were first, to electrically
insulate a silicon substrate without significantly increasing the thermal resistance
through the insulating layer. Once having achieved that, the second objective
was to deposit a conductive gold interconnect pattern which would not short to
the substrate through the initial insulation or passivation layer. The third objec-
tive was to develop a dielectric isolation composition which will allow two-level
gold conductor layers to be formed for interconnecting the Schottky barrier
infrared detector modules.
i
The solutions to these problems involved the development of the desired
materials in thick-film screen print and fire form. A carefully matched glass
system (ESL 4478, glaze) was applied for the silicon passivation layer. It was
formulated to deposit only a 3- to 4-µm (0.12 to 0.16 mils) thick fired film when
printed through a 325-mesh stainless steel screen. This unusual thickness can
be compared to the normal thick-film glass pastes which typically deposit single
fired layers between 12 and 18 µm (0.5 to 0,7 mils).
Single and double prints of ESL 4778 were printed and these were fired for
12 to 15 minutes at peak temperature (980 to 1000C) resulting in a smooth, glassy,
pinhole-free layer on the silicon. For initial test, 3-inch-diameter silicon wafers
38 pm (15 mils) thick were used for substrates.
The glaze, developed by Electro Science Laboratories (ESL 4778), was care-
f;^lly formulated to have a coefficient of thermal expansion (CTE) very close
to that of silicon, 36x10-7 cm/cm/°C. It was fired, in air, at 980C, to a
thickness of 5 um.
s
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'File wafers with the fired glaze were repeatedly thermal shocked by immersion
into liquid nitrogen. No deu-cmental effects were observed.
Subsequently a two-layer circuit, as well as a crossover test patte rn, were
fired upon glazed wafers. The bastes used were both developed by ESI, for
use on silicon. 3841 gold and 4779 crossover dielectric. All firing was done
at 850C in air. A schematic cross-section is shown in Fig. 5-2.
The mechanical and electrical properties of the insulating pastes are listed
in Tables 5-1 and 5-2. The gold, 8841 has a resistivity of 1.5 to 4 milliohms per
square for a 5 µm-thick film.
Wire bondability tests were performed on the gold using both thermosonic
(heated stage 110C) and pulsed thermocompression bonding (work at RT). Both
types of bonding were satisfactory and met or exceeded the N11I.-specification
strength for the size wire used (0.001 inch-diameter gold) .
The stencil screens used were 325-mesh stainless steel wire 0.0011-inch
diameter and emulsion thickness of 25 µm for the crossover dielectric. The
passivation screen was the same except that only a base coat emulation was
employed. The emulsion thickness for the gold conductors ­,as 15 I1m.
A siab of polysilicor, 2 inches by 4 inches by 0.25 inch was obtained. Upon it
was fired the two-layer test circuit previously mentioned. The screening and
firing parameters were the same. Capacitors and integrated circuits were mounted
as discussed in Section 5.1.6 (see Fig. 5-3). Thermosonic wire bonding was used
for connections to the semiconductors.
SECOND GOLD
10 MICRONS	 SECOND DIELECTo-iIC
16 MICRONS
FIRST DIELECTRIC
6 MICRONS
.................................................................	 ...........%	 . ....... 7.
GOLD
7 MICRONS
BULK SILICON
Fig. 5-2. A schematic cross-section of the thick-film hybrid structure.
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TABLE 5-1. MECHANICAI, CHARACTERISTICS OF HYBRID :11A • I TRIALS
f31tUOKFIELll TOTAI,
RVT PASTE C'I'E FIItING
VISCOSITY (x	 10- 7 HURN -OUT '1'1:11E PEAK
MATERIAL TYPE 10 RUTH cm/crn/°C) T1, mi , °C (minutes) 'TEMP, °C
#4478, VITREOUS 50 ± 10 :15
	 37 300-450 ti ll 	 80 1180
GLAZE FC,P5
#4779 DE, VITRI 190 ± 20 39	 41 300 400 40-50 850
DIELEC'T'RIC FYING KCPS
TABLE. 5 2. EL1:CI • RICAI, CHARAC E'RISTIC'S 01' HYBRID MATERIALS
INSULATION
DIELECTRIC DISSIPA'T'ION ItESISTANC1: 13HEAKDOWN
C0NSTANT FACTOR A'1' 50 VD
 VOLTAGE
MATERIAL. (1 kHz) (1	 kllr) (25;, n) (25µn;)
#14778 10-12 0.5	 0.7'. :3	 x	 10 1) 400
ohms
#4779 18-21 0.2 -	 0.4% 1	 x	 10 11 500
ohms
J-P _^	 f 4^1t ~ •
Y =; tom-o : •^^/, 	 1 ^- fi
Fig. 5-3. The test hybrid used to test thick-film technology.
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These thick substrate assemblies were thermally shocked by immersion into
liquid nitrogen. All of the epoxy-mounted components remained firmly attached
with no apparent difficulties.
Wire-bond adhesion tests were conducted on the circuit to check for any change
due to the thermal shock. A small difference was observed between those wires
attached to the first metal (next to the passivation glaze) and the metal on top of
the crossover dielectric. The sample size was limited.
Microscopic examination revealed microcracks in the crossover dielectric, but
at magnifications up to 1000X the conductor traces appeared undamaged. After
observing the microcracking, a new formulation of the dielectric was requested from
ESL. This insulator has recently been demonstrated as the solution to the micro-
cracking problem.
A second slab of polysilicon was obtained with a 0.100-inch-wide slit machh-ed
into it. The 3-inch slit extended to within 1/2 inch of the ends of the slab. This
simulated the type of slit which will be in the final package for mounting the sensor
arrays. Thermal shocking of the slab was by direct immersion into liquid nitrogen.
No detremental effects were observed.
5.1.3 Module Alignment
The alignment of modules is accomplished using a glass optical fiat as a transfer
fixture. The modules are manipulated to precise position one at a time with the
metalized face down in contact with the fixture. Upon attaining correct position,
each chip is clamped securely by increasing the slight vacuum that is applied
during manipulation. The full complement of modules is then transferred to the
substrate using epoxy mounting.
The optical flat surface provides planarity reference while X- and Y-alignment
is achieved by registering module alignment targets against etched chrome reticle
lines 10 um wide (0.4 mil) on the transfer fixture. A layout of the module alignment
marks is shown in Fig. 5-4. The marks are placed on the metalization layer of the 	 r
module a sufficient distance from the active area to prevent any interference with
operation.
An inverted split-field microscope is used to observe registration at two extremes
of the module simultaneously. As indicated in schematic form in Fig. 5-5, the inverted
microscope and illuminator are attached to the vertical ways of a Bridgeport milling
machine base. The Bridgeport base with X, Y, and Z movements forms a massive,
stable foundation for the alignment operation.
To manipulate the modules into registration, a micropositioner is used. Precision
antibacklash slides with differential micrometer drivers and a precision goniometer
provide fine translation in X and Y directions and rotation about the Z-axis.
Modules must be held by the micromanipulator firmly in the X and Y directions
to avoid backlash during operation, but the hold must be compliant in the Z direction
to allow the module to rest on the reference flat. Module restraining options include
vacuum, magnetic, electrostatic, and mechanical means.
5-6
_ Kl ' r, 1,
OF FGOR QUALF(Y
a
1210N --
i —
BAND 0 1
333µ
rL (13 MILS)
ACTIVE BAND
BAND M 2
BRIDGEPORT
Z-AXIS TABLE
BRIDGEPORT
,X-AXIS TABLE1
` Y-AXIS TABLE
Fig. 5-5. Alignment equipment.
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The vacuum method is currently being tested because it offers several advan-
tages for this application. Vacuum clamping is potentially free from backlash and
releases without perturbing; the module. Electrostatic clamps expoae the module
to undesired fields. Magnetic gripping is feasible but requires application of
magnetic material to the module which is unnecessary with the vacuum clamps.
A brassboard testing was designed and is being fabricated. The objective is
to determine the design details which combine desired stiffness in the X and Y
directions with compliance in the Z-axis and a -Arm grip on the module.
We are also generating a layout using a Bridgeport milling machine base as a
stable foundation. The Bridgeport base was delivered in early February.
The split-field microscope is another essential component for module alignment.
We are considering the relative merits of products from Unitron, Zeiss, and Suss.
The decision will be based on inverted cc;cfig'uration, minimum interobjective spacing,
working distance and field-of-view at 100X, overall vertical dimension under objective,
general optical performance (e.g. , flat-field, freedom from distortion, etc.) , and cost.
5.1.4 Module Replacement
The ability to reclaim a reject focal plane by removing and replacing a defective
module is cost effective only if (1) the process imposes a modest penalty on normal
yield and performance, and (2) the repair is accomplished at a smull fraction of
original focal plane cost. The following paragraphs describe a concept for attaining
these objectives.
5.1.5 Module Removal
Basic design of the focal plane remains as described. Only the pattern of the
mounting epoxy is altered to facilitate module removal. To minimize risk of damage
to adjacent modules, the areas under each module rear the butted ends (about 20
to 25 mils) are maintained clear of epoxy. After manual removal of bond wires
from the defective module, it is possible to cut through most of the module thickness
using the diamond wheel as shown in Fig. 5-6. When the module has been cut to
within 3 to 5 mils of the bottom with ample clearance to adjacent modules, the under-
ground ends are broken free by careful manipulation of a manual tool using magnifi-
cation. The remainder of the module and most of the mounting epoxy are removed
by further grinding to present an acceptable surface for module replacement.
Mounting epoxy is applied to the substrate using a stylus and then the replace-
ment module is manually putted in approximate position on the epoxy. The new
module is close to the correct position on the X-axis (due to guidance from adjacent
modules) but is not algined in the Y-axis and projects above the focal plane.
A variation of the original alignment procedure is used for replacement. A
spectral optical reference flat and manipulator is required. The reference flat
carrying reticle lines extends the full length of the focal plane but is only about
0.09 inch wide to contact module faces while clearing wire bonds as shown in Fig.
5-7. The reference flat is mani pulated to align its reticle with the replacement
module which is then locked to the flat by vacuum. The flat and replacement
module are moved as an assembly to align the reference flat with the remaining
5-R
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Fig, 5-6. Module removal scheme.
Fig. 5-7. Replacement module alignment.
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modules. Pressure applied to the flat will then assure module coplanarity as the
epoxy cures. After epoxy curing at room temperature, wire bonds are applied
to the new module.
5.1.0 Component Mounting
Both Petive and passive devices used with these fired-film-on-silicon stibsirates
are mounted with epoxies. Depending upon the device requirements either a silver
filled epoxy for conductive situations or a ceramic filled epoxy for insulating applica-
tions is used.
Chip resistors are used instead of fired resistor films printed directly on the
silicon substrate. This choice is dictated by the fact that the presently available
fired-film resistor materials have their coefficient of thermal expansion (CTE)
matched to alumina. Thus, if used directly on silicon substrates, severe cracking
would occur.
The conductive epoxy, EPO-TECH H31D, has been used for mounting both
active and passive devices. It is a silver filled material.
Thermal shocking of mounted components (resistors, capacitors, and ICs)
appeared to cause no damage. The epoxy joints did not crack nar crumble and
there were no visible degrading effects; therefore, the chip resistors and chip
capacitors pose no reliability problem when mounted in this fashion.
The H31D material is a single component material which cures at 100 to 1250.
The cured material is free of outgassing under vacuum conditions.i
5.1.7 Component Replaceability
Components mounted with conductive epoxy, H31D, are readily replaceable. A
long history of such replacement occurred in the ceramic hybrid applications.
A heated helium gas torch equipped with a small nozzle is used to heat the
devices to be replaced. At temperatures of approximately 250C the epoxy ad-
herence to the gold or dielectric material is weakened to such a degree that the
part may readily be removed without damage to the circuit.
A new component may then be mounted. The curing temperature, 100 to 125C,
is within the storage temperature characteristics of the remainder of the circuitry.
Helium is used as the working medium for the gar torch. The rate of heat
transfer using helium is much more rapid than air or nitrogen. The inert atmos-
phere is a bonus, but the primary reason for the helium gas is the enhanced heat
transfer.
5.2 TEST ASSEMBLY LAYOUT
The test assembly (TA) hybrid must accommodate the five modules as well as
discrete electrical components. The TA layout approach is illustrated in Fig. 5-8.
The placement of buffer/amplifiers and lead lines relative to the modules is indicated.
The primary layout restrictions stem from the fact that each focal plane module is to
be butted against at least one of its neighboring modules. This limits the available
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linear dimension for the JFET buffer/amplifier and the fanout of the lead lines to
that of the length of a module. In addition, the need for bypass capacitors, which
are relatively large, alr.o competes for available space. The utilization of 2-level
metalization proved necessary to alleviate the space problem.
The test assembly is built around the five modules (600-x-150 mils), which are
butted lengthwise to form a 3-inch-long focal plane. Each module contains two
detector arrays with the pads emanating from the two opposite long sides.
The layout for a 12-module hybrid would be obtained by expanding the 5-module
layout on the Applicon com rlater. The final 5-module layout would be stored in sec-
tions (cells) which correspond to the left edge, right edge, and center of the hybrid.
Repeating the center cell five times will create the 5-module configuration. Repeating
it twelve times would create the 12-module layout.
Studies conducted by Ball Aerospace during the MLA instrument definition
study revealed that I/O connections result in considerable thermal leakage. For
this reason and for the simplification of the edge connector, it is desirable to mini-
mize the total number of leads on the hybrid. Without employing any lead reduction
techniques, the total number of leads will be 240. Table 5-3 is a summary of the
chip 1/0 functions and lead count for each.
Significant lead reduction can be accomplished by using common bus lines for
certain clock and voltage supply lines. The total number of leads can be reduced
to 184 by using common bus lines for the register clock phases 42T, $1T, ^JS,
y20, the input gates (G1.A, GIB), and for the amplifier power supply (VB1). In
this case, 70 separate lines are reduced to 14 common bus lines. Additional lead
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"'ABLE 5-3. SUMMARY OF CHIP 1/0 FUNCTIONS
1/0 FUNCTIONS
Full Count
(RepetitionsxLeads)
Reduced Count
(Repetitions x Leads)
CCD Register Clock Pleases 10x4 = 40 2x4 = 8
41S 102S I  01T' 02'1')
CCD Input Gates (G1A, G113) 10x2 = 20 2x2 = 4
CCD Input Gates (G2) 10x1 = 10 10x1 = 10
CCD Input Strobe (S1) 10x1 = 10 2x1 = 2
CCD Output Gates(O DC1' 0DC2'0RDC 10x3 = 30 10x3 = 30
CCD Reset Gat- (O RG ) 10x1 = 10 10x1 = 10
CCD Reset Drain ( V DR ) 10x1 = 10 2x1 = 2
Amplifier Supply (VD1 ) 10x1 = 10 2x1 = 2
Detector Transfer Gates 10x3 = 30 10x3 = 30
(OTRVI¢TR2''PTR3)
Detector Shield (DET) 5x1 = 5 5x1 = 5
Substrate (Sub) 10x1 = 10 2x1 = 2
Temperature Sense Diode (Temp) 5x1 = 5 5x1 = 5
JFET Power Supplies ( V S1 , V S2 ,
 VS3) 10x3 = 30 2x3 = G
Video Output (out) 10x1 = 10 10x1 = 10
Ground (Gnd) 10x1 = 10 2x1 = 2
TOTAL 240 1.28
reduction can be accomplished by using common bus lines for the reset drain (VDR) ,
the input strobe (S1) and the ground. Finally, if the voltage supplies ( VD1, VD2,
VD3) and the ground for the JFET buffer/amplifier circuit incorporate common bus
lines, the total number of leads is reduced to 128. Thus, a goal of the TA layout
will be to attain a lead count of only 128.
i
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5.2.1 Performance Requirements
Initially, 5-mil lines were considered due to the space limitations imposed by
the module lengths. However, the large numbers of these lines would, in all
probability, present a yield/reliability problem. By routing some of the lines
through the JFET buffer/amplifier circuit via unused sections of its first-level
metal, 10-mil lines and spacings were achieveable in subsequent hybrid layout
designs.
A possible concern with using 5- or 10-mil common bus lines is that the added
resistance may cause an unacceptable voltage drop. However, the following cal-
culations show that this will not be a problem. First, the voltage drop fo: the
highest current power supply line is calculated:
R S = 2x10 -3 ohm per square (resistance of 10-mil line)
Lmax = 3000 mils (maximum bus line length, 5 module case)
I  = 2.5x10-3 A (maximum power supply current)
V max = 15 V (maximum power supply voltage)
R	 = 2x10-3
 ohm x 3000 mils = 0.6 ohmmax	 10 mils
V drop - I pRmax = 0.6 ohm x 5x10 -4 A = 1.5 mV
or 0.01% voltage drop. Thus, there is not appreciable voltage drop on any of the
DC lines. Next, the voltage drop for the register clock phases is calculated as
follows:
C = 250 pF (capacitance per module-band for 01T)
/AV = 15 V (maximum clock voltage difference)
AT = 200 ns (rise time of clock pulse)
l e = C dtAV
 
= C AT
V
—?V, (maximum clock line current)
I = (250x10 -1L F) (5 modules) ( 15 V) = 100 mA
c (200x10-9 s)
V drop = l eR max = 100x10-3 A (0.6 ohm) = 60 mV
or 0.4% voltage drop. Again, there is not appreciable voltage drop. Therefore,
10-mil line widths are acceptable with a wide margin.
5.2.2 First-Generation Layout
The hybrid layout should be designed to keep noise pi,!kup to a minimum and
should have the flexibility in its design to accommodate the possibility of future
circuit modifications. A first-generation test assembly layout has been completed
as part of the Design Trade Study. The layout is shown in Fig. 5-9.
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The critical input /output associated lines ( module output, JFET buffer output,
G1B, G2, substrate and ¢ DC) were carefully routed to minimize clock line feed-
through. This was accomplished by minimizing the area of crossover between the
critical lines on one level of metalization and the clock lines on the other level.
In addition, critical lines were routed in such a way as to avoid the situation of
a neighboring parallel line being a clock line. For the case of the module output
and the JFET output, the neighboring parallel lines were ground.
The JFET buffer was layed out in such a way to facilitate modifications of
the original design. This ­, as accomplished by the inclusion of additional nodes.
During the buffer design refinement, a effort will be made to minimize the compon-
ent requirement. The first-generation layout utilizes the current JFET buffer
design. It is anticipated that the final buffer design will occupy a smaller area
of the hybrid substrate than this first design.
The first-generation hybrid will contain numerous discrete components. Each
JFET buffer currently contains three capacitors, four resistors, and two JFETs.
For the 5-module (12) test assembly, there would be a minimum of 30.(74) capacitors
and 40 (96) resistors. In addition to the JFET buffer components there will also
be 12 bypass capacitors per module. For the 5-module (12) assembly this would
result in 60 (144) additional capacitors. To reduce the total number of components
some of the bypass capacitors may have to be omitted.
The 5-module assembly substrate outer dimension will be 5.18-x-2.84 inches
with an active area (area hybrid actually occupies) of 3.18-x-2.34 inches. The
12-module test assembly dimensions would be 12.5-x-2.84 inches for the substrate
with 7.63-x-2.34 inches of active area.
5.2.3 Test Hybrid Design
A test hybrid was designed and built. The hybrid circuit, shown in Fig. 5-10,
has a high-density IRCCD test chip (TA11395) and a first-generation JFET buffer.
The circuit will be utilized to evaluate the electrical characteristics of the buffer
and the pickup characteristics of the hybrid technology. The buried-channel
floating diffusion amplifier on the TA11395 is connected to the 2-stage JFET buffer.
The circuit will be operated to evaluate the performance of the total output circuit
(see schematic in Fig. 5-11).
The test hybrid will give valuable information on the printing characteristics
of the thick-film materials. This test vehicle will also yie?d insight into optimum
assembly techniques and the reliability of epoxy mounting.
This test hybrid effort will be followed by a detailed reliability assurance
program for the thick-film-on-silicon technology. During this test program, large
area test patterns will be utilized to access pin-hole defect density, epoxy bond
yield, ball wire bond yield, and resistance to thermal stress.
5.2.4 Temperature Effects on Capacitance and Resistance
Because the testing and assembly of the hybrid will occur at room temperature
while the expected operating temperature will be 100 to 125K, it was necessary to
study the temperature characteristics of the individual hybrid components. Knowing
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the parametric variation of component values due to temperature will enable room
temperature values to be chosen such that their derated values at 100K will fall
within design limits.
Sprague 194D capacitors were used on the test hybrid. The normal specifica-
tion sheets supplied with these capacitors gave temperature characteristics for
+125C down to only -55C. The temperature characteristics below -55C were ob-
tained from a cyrogenic characterization study performed by the manufacturer.
In the study, the capacitance was measured at 25C and -195C for different valued
capacitors at different frequencies which ranged from 1 to 250 kHz. The combina-
tion of both sources of data were used to obtain a curve fit which shows the change
in capacitance versus temperature over the needed range of temperature (Fig. 5-12).
Minisystems precision thick-film chip resistors were used on the test hybrid.
As with the capacitors the manufacturer specification sheets supplied with the
resistors gave temperature characteristics down to only -55C. However, our
hybrid laboratory measured the change in resistance for these and several other
types of resistors when the resistors were brought from room temperature to 77K
by dipping in liquid nitrogen. A plot of the change in resistance versus tempera-
ture for three types of resistors is shown in Fig. 5-13.
The Sprague capacitors and Minisystems resistors will provide good performance
at our cryogenic temperatures. We plan to utilize these devices for the test assembly.
An evaluation of low-temperature JFET performance will be conducted during the
second quarter of 1983.
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5.3 SYSTEM MECHANICAL AND THERMAL REQUIREMENTS ON TEST ASSEMBLY
This section* describes the requirements on the test assembly which are imposed
by system considerations of a mechanical and thermal nature and suggests the fea-
tures of the TA which are needed to meet these requirements.
5.3.1 Mechanical Requirements
It appears that most of the mechanical requirements on the TA are driven by
the band-to-band registration requirements for the instrument. The allowed
misregistration can apparently be as much as a few pixels since the need for re-
sampling seems to have been accepted. However, the stability of the alignment
needs to be very high during the period between redeterminations of the resam-
pling coefficients. This period could be as long as one week.
There is also a severe requirement to preserve the focus of the instrument
under launch loads and temperature cycling. The available depth of focus is
only about 10 to 30 um, depending on which version of the MLA is being con-
sidered. This need to preserve focus is more severe than the registration issue
because resampling does nothing to improve focus. The focus adjustment made on
the ground must, therefore, be maintained through launch and throughout the
mission life, including temperature cycling. (This could be relaxed considerably
if there were active focus control on the instrument, but neither BASD nor the
other contractors have baselined this in any of their MLA designs.)
*This section was written by Ball Aerospace Division (BASD).
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Considerations of these issues lead to the following requirements on the TA
and the mounting and alignr:,,:tt scheme:
I. Ali ng able — The TA must be mounted in a fashion which allows position
adjustment during installation in all three dimensions. (Phis assumes
that the TA will not be perfect, i.e. , that the positions of the detector
elements with respect to the mounting reference surfaces of the TA will
not be exactly the same for all of the TAs in the instrument.)
2. Predictable — The changes in position of the detector elements in all
the TAs when the FPA is cooled to its operating temperature should
be predictable to within about 30µm, and should be repeatable to
within about 0.1 pixel for different cooling cycles. This means that
the alignment can be done warm, and that resampling coefficients do
not have to be changed for each cooldown cycle.
3. Repeatable — This TA should be demountable and replaceable. with re-
producible precision. This precision should be less than 0.1 pixel or
3 µm, if possible, so that new resampling coefficients do not need to
be determined after TA removal and replacement. (If new coefficients
were not too costly then this repeatability could be relaxed to less than
50 u m or so.)
4. Stable — The positioning of the TAs with respect to each other in the
focal plane assembly (FPA) must be stable to 0. 1 pixel over a period
on the order of a week, when the FPA is maintained at the operating
temperature.
5.	 Launchabje — The TAs must hold their relative alignment to withinI
about 30 µm in the cross-track and down-track directions, and 10 Nm i
in the focus direction, during the launch trauma.
	 The FPAs might be
1
either warm or cold during launch, depending on the MLA version. i	 t
,l
6.	 Gentle — The mounting method cannot distort the TAs in any way which
affects the registration or focus, other than that which is allowed as
s	 described previously.
5,3_2	 Thermal Requirements {
The thermal properties of the TA/instrument interface are determined by the
'	 temperature stability needs of the detectors, which are derived from the radio-
metric requirements for the instrument. 	 In the BASD Instrument Definition Study i
the temperature stability requirements were derived using the theoretical dark
current characteristics of the detectors.
	 The radiometric requirements dictate
that the detector dark current be stable enough to generate no more than about
0, 25% radiometric error.	 This applies to the time between dark current calibra-
tions.
	 This means that the detector temperature must be maintained to about
plus or minus I.K.
	 Measurements on actual palladium-silicide detectors have
verified the predicted dark current at the 120K operating temperature, so the
conclusions in the BASD study appear valid.
	 However, careful measurements
around 120K to determine the slope of the dark current versus temperature are
'	 needed to fully verify theoretical performance.
r
tl
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In providing closed-loop control of temperature one should place the control
sensor as close as possible to the control heater to facilitate the servo design and
improve performance. This means controlling the temperature of the surface on
which the TAs are placed, and making the thermal conductance from the detectors
to the surface sufficiently small.
For the TAs which have been suggested this thermal conductance can be
dominated by the conductance of the contact between the TA and the mounting;
surface of the FPA. The difficulty of making high-conductance cryogenic joints
or contacts is well known (in cryogenic circles) and unless care is taken this
contact conductance can be excessive. The power to be removed from the FPA
for a full-up MLA instrument will be about 300 mW, Including dissipation, radia-
tion, and conduction through the wiring. This level will change somewhat depending
on the signal level in the on-chip amplifiers, etc. This power change will create a
temperature difference between the detectors and the temperature-controlled plate
which is given by:
OT (mK) = R (mK ImW) 4P (mW)
where R is the thermal resistance in mK/mW and AP is the power fluctuation
If we assume a R of 10 mKimW and a total power fluctuation of 20%, the induced
temperature change at the detectors is 600 mK. This is well below the lK fluctua-
tion limit, but we must leave some margin for the temperature control system.
These considerations lead to a single requirement on the TA and its mounting
method, namely:
1. The thermal resistance between the detector chips and the mounting surface
for the TAs should be less than about 5 mK/mW.
	
I	 Again, since the resistance excluding the interface should be much less than
	
V	 this, the requirement boils down to the contact resistance only.a
Since the control sensor should not be in the TA, the on-chip temperature
sensing diodes will be used as monitors of the actual chip-to-FPA temperature
difference, and of the chip-to-chip variations, These are valuable functions
and the on-chip diodes should be maintained.4
5.3.3 Preferred Approach
The mechanical alignment and stability requirements previously listed are
stringent, while the thermal requirement is, relatively speaking, more straight-
, forward. The design approach is therefore to determine a TA and mounting
method which satisfies the mechanical needs, then choose a thermal interface
method which is consistent with it.
5.3.3.1 TA Mounting and Alignment
The mounting and alignment method which offers the most flexibility is to
position the TAs on the FPA using spring-loading against shimmed tabs which
contact the edges of the TA. This is shown in Fig. 5-14.
c ^
i
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Fig. 5-14. Mounting and alignment.
Because the edges of the TA serve as the reference for the registration pro-
cedure, they should be square both to each other and to the bottom surface, and
also have a good quality finish. When the TA is measured, the detector positions
should be reported with respect to the edges to be shimmed in the FPA.
The holddown would most likely be screws oT clamps with belleville-like
washers. The proposed TA concept should be slightly modified by adding some
length to allow clearance holes for holddown screws, or for clamping surfaces, as
also shown in Fig. 5-14.
5.3.3.2 Thermal Contact
Achieving the required thermal resistan
and experience. A thermal resistance of 1
For example, a bolted aluminum-to-aluminum
easily exceed 10 mK/mW. Dielectric-to-meta
caution and care. A sapphire-to-copper joi
sistance, which is improved 10,000 times by
gold at the interface. Yet, gold plating an
ce, less than 5 mK/mW, requires care
mK/mW at 120K is very respectable.
- l
One approach to reach the required amount of thermal contact between the TA
and the FPA is a simple mechanical clampdown. Experts (at BASD) in the fabrica-
tion of cryogenic joints have recommended a gold plating on the mating surface of
the TA. This is particularly advisable since the TA surface is a semiconductor.
If some care is used in the design and material selection of the mating surface in
the FPA, there should be no problem meeting the required 5 mK/mW.
5-21
 
require a certain amount of
nt can show a disastrously high re-
the inclusion of a thinfoil or film of
aluminum joint can increase the thermal
resistance 100 times at 4K.
C
joint under moderate pressure can
5.3.4 Derived TA Requirements
From the considerations just presented we conclude that even without detailed
design of the FPA, the requirements on the TA which relate to mounting, align-
ment, and thermal interface to the FPA can be defined. These requirements are:
1. The silicon plate which provides the mounting surface of the TA shz)uld
be accurately square, with flat and smooth faces. This helps to achieve
reliable and repeatable positioning.
2. The TA package should be extended in length and provided with clearance
holes for holddown screws with belleville washers.
3. The mounting surface of the TA should be optically flat and provided with
a gold coating to facilitate thermal contact to the FPA, regardless of the
contact method used.
5.4 TEST ASSEMBLY LEADS
This section* outlines the thermal loads imposed on the focal plane cooler by
the leads to the focal plane, and provides information to aid in the design trade-
offs involved in the choice of the number and type of leads.
5.4.1 Results From the Instrument Definition Study
The BASD MLA Instrument Definition Study included the design and modeling
of both radiative and stored cryogen coolers for achieving the 120K operating
temperature for the SWIR focal plane. The following sections summarize the study
results.
5.4.1.1 Leads Baselined in the Study
Since it was not known in advance what type of leads would be required, the
modeled lead configuration reflects the conservatism common to that stage of the
design effort. We assumed that, as a worst case, coaxial leads might be required
to keep crosstalk and other pickup to sufficiently low levels. This is a worst cage
thermally, but also presents some electrical problems since a coax presents a large
load to a low-power on-chip CCD output stage.
The leads actually used in the modeling effort were the stainless steel coaxes
used in the IRAS program, for which the thermal data were readily available. The
following list gives the electrical and thermal data for the wire:
1. Conductors: Stainless steel
2. Dielectric: Teflon
3. Electrical Impedance:
	 40 ohms at 10 MHz
4. Electrical Resistance: 12 ohms per foot
*This section was written by Ball Aerospace Division (BASD).
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5. Capacitance:	 25 pP per foot
6. Thermal Conductance (200K to 120K, 1-foot length): 0.21 mW/K
5.4.1.2 Lead Configuration and Number
The number of leads baselined in the study was a total of 90 for the SWIR focal
plane, all of winch were baselined to be coaxial. The functions of these wires are
given in the BAST) and RCA study reports. Some functions were supplied in
parallel to all chips, while some were supplied with a separate lead to each chip,
depending on the nature of the function. This lead count is therefore a reasonable
first cut based on a careful ei aluatior, of the nature of each lead function.
In the study we assumed that the focal plane signal output would be sent to
preamp/linedrivers located one foot away at an intermediate temperature heat
station. The other leads were to be thermally tied to this station. All lead
lengths were therefore one foot between the focal plane and this heat station at
about 200K. We still believe that this configuration is appropriate. The drive
capabilities of the focal plane modules designed by RCA are consistent with this.
5.4.1.3 Cooler heat Loading for the MLA Instrument
The modeling of the MLA radiative cooler gave the following thermal load
budget for operation at 1.20K:
1. Detector dissipation: 240 mW
2. Orbital flux: 100mW
3. Instrument flux: 80 mW
4. Lead conduction: 20 mW
5. Other conduction: 40 mW
6. Heater (control): 520 mW
7. Total: 1000 mW
The thermal loading from the leads, 20 mW, is negligible, even for this worst-
case baseline.
5.4.2 Conclusions 	 i
The preceding discussion leads to these conclusions: 	 ^I
1. Heat load to the SWIR cooler from the leads should not be a major portion
of the total hea: load.
i
2. This allows flexibility in the type of lead used, the number of leads used,
and the length of the leads. This will allow maximizing the electrical and
radiometric performance of the focal plane without compromising thermal
performance.	
i
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3. Testing of the SWIR test assemblies should be used to establish what type
s)f leads are needed to meet the performance objectives.
5.5 FILTER IMPACT ON SWIR FOCAL PLANE ASSEMBLY
This section * describes the requirements made on the SWIR focal plane assembly
by stripe filters. The driver is the separation between the ground tracks for the
bands and should be determined by considerations related to data quality and
processing needs. The separation currently allowed is assumed to be 10 IFOV,
which is the limit stated in the SWIR SOW.
5.5.1 MLA Spectral Separation and Registration
The goal of the MLA program is perfect registration. To achieve this the line
arrays for each band would have to be physically superimposed which at this time
is impossible to do. Several options which approach the goal to varying degrees
involve physically separating the detector arrays for the bands. The.options
which have been suggested so far are:
1. Optical superpositon (using beamsplitters)
2. Closely spaced line arrays with stripe filters
3. Spectral dispersion onto closely separated arrays.
The first option offers perfect registration in principle. There are optical
and spectral limitations, but this method can be made to work.
The second option is obviously not registered, but if the spacing between
the arrays is sufficiently small then performance is not compromised. The relative
alignment between the arrays is perfectly maintained. Problems here are that for
sufficiently small spacing it is difficult to build the detector arrays and especially
the filters. This discussion will explore the extent of this difficulty.
The third option is the most elegant and powerful in principle. There are no
filters to worry about but the burden -is foisted onto the optics. This is the only
system put forth to date which can have ground selection of the spectral bands
over an attractively wide range, all done electronically at the focal plane. The
focal plane is much more complex, using area arrays, and the registration is only
as perfect as the distortion in the spectrometer will allow.
Note that the first two options can be combined if uasired. For example, the
SWIR could be split off (Option 1) to be a focal plane with stripe filters over closely
spaced arrays (Option 2).
In directing RCA to build development focal planes in both the SWIR L-ad the
VIS/NIR, Goddard has indicated that a preliminary decision has been made to pro-
ceed with a system approach that uses the second option. However, the SWIR SOW
does not require the inclusion of filters in the package, or even that the focal plane
package be consistent with producible stripe filters. Of late this oversight has been
*This section was written by Ball Aerospace Division (BASD).
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Vrecognized and RCA has been directed to consider the filters and, if possible, to
produce a focal plane package which is filterable. There is still no requirement to
supply filters with the deliverables.
The important constraints placed on the detector array and the focal plane
package by the stripe filters have been derived. The key ingredient in this is
the allowed separation between the two (or more) detector line arrays, usually
expressed in units of IFOV. In our (BASD) original look at this problem in the
system definition study, we allowed ourselves only three IFOV center-to-center
spacing. This was mandated by our perception of the registration requirements.
At that spacing it is extremely difficult to produce the stripe filters, because the
separation between the filters is too small (according to OCI,1). It is apparent,
however, that Goddard believes that a spacing of 20 IFOV is acceptable. This
is shown by the SOWs for the RCA development contracts and by statements
from Goddard personnel. At these spacings the filters are at least possible, and
this supplies the motivation for this more detailed look at the requirements.
5.5.2 Filter and Detector Model
The model used to describe the filter and detector is given in Fig. 5-15.
The detector array is assumed to be backside illuminated. The surfaces, thick-
nesses, and indeces of refraction of the media are labeled with subscripts as
shown. The pitch of the detector array is assumed to be 30 µm. The half-angle
of the converging light is assumed to be that of an f/4 optical system (i.e. , 7.10)
Medium 2 is a substrate for filters..
03	 f/4 03=7.10
n3=1
3
n2, t2
2
nt, t1
7
Si no = 3.45, to
u
DOWN -TRACK DIRECTION
Fig. 5-15. Filter and detector model.
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where n is the index of refraction, t is the thickness, and y is the half-width of
the light beam from the optics for a line at infinity.
For the bands to be spectrally separated the center-to-center spacing of the
detector arrays must be
^	 C  = ( 2yN + P + 9)/p (pixels)
i	 p
where p is the element size in the down-track direction, and g is the space separa-
ting the good parts of the filter stripes in the down-track direction. As g getsE	 bigger the filters become ea^ier to make. Present evidence suggests a g of 100 µ.ni`	 makes filter fabrication possible but not easy.
Medium 0 will of course be silicon. Its thickness can be in the range from 250
to 500 um without any strain. (This is the i,ange of commercially supplied wafer
thicknesses. Thinner wafers are very difficult to handle for one reason or another).
The index of silicon in the SWIR is about 3.45. Note that in the expression for y
the contribution from each layer is proportional to the thickness divided by its
index. This means that air gaps and glass between the filter and the detector will
be much more painful than the same thickness of detector substrate.
	 i
5.5.3 Results
The most probable configuration will be with filters on surface 2. (For filters
on surface 1 the chip yield will most likely be far too low.) For the following values:
i
p = 30 µm
g = 100 µm
c.
wl	 'j
b	 5-26
1.
we Miave
10C 2 '- — +
420
t1120 + 4.3 (t in µm)
where C is given in units of IFOV (30 um at the detector). For t0 = 300 pm (12 mils):
t
C2=0.7+120+ -3
where t 1 is in llm and C in IFOV.
The portion from the silicon detector substrate is almost negligible compared to
the overhead imposed by the filters (g). To make the packaging reasonable, and to
permit a package with removable and interchangeable filters if possible, we would
like t l , the air gap, to be large. But an air gap of only 600µm (24 mils) takes up
the maximum allowed 10-IFOV separation between the detector line arrays. This is
not very comfortable for a package with removable filters, but it would allow room
for mounting nonremovable filters using several approaches.
The very high index of silicon suggests that air gaps are to be avoided, and
that it may be feasible to get a larger effective gap for mounting purposes by
filling the gap in the light path with silicon, as shown in Fig. 5-16. There are
several ways this might be done. This will be explored in the report to follow on
packaging.
5.5.4 Conclusion
Relaxing the band-to-band separation on the focal plane to 10 IFOV allows
filter-to-filter and filter-to-detector spacings which are tight but would probably
permit a package to be built which is consistent with RCA's current approach.
5.6 MLA MULT1STRIPE FILTER PACKAGING
This section* summarizes methods to include optical filters in a MLA-type
instrument in the SWIR focal plane assembly. The main difficulty lies in the multi-
band or multistripe nature of the focal planes which NASA requests, especially if
changing filter bandpasses in flight is needed.
LARGER SPACE
	
FILTERS
HERE HELPS	 J
PACKAGING FOR	 /	 1^	 OR	 HIGH INDEX MATERIALREMOVABLE
FILTER
DETECTOR LINES
"STEPPED FILTER SUBSTRATE"	 "FILTER SANDWICH"
Fiv. 5-16. Filter configuration.
*This section was written by Ball Aerospace Division.
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5.6, 1 review Of Requirements
As noted in the previous section the motivation for interchangeable filters is
strong to remain competitive with an imaging spectrometer approach. The conclu-
sions of the previous section were that:
1. For an allowed stripe-to-stripe spacing of 10 IFOV on a multistripe focal
plane, the filter must be within 500µm of a backside illuminated detector
chip. This applies only for an air (or vacuum) gap between the filter
and the detector chip.
2. For a different medium in the gap, the gap can be increased by a factor
equal to the index of refraction of the medium. For example, if the
medium in the gap were silicon (index of 3.45) , then the gap between the
filter and the detector chip must be less than about 1700 µm.
Another requirement which should be kept in mind is that the positioning of
the active volume of the detectors along the optical axis needs to be quite precise
and stable. The MTF budget for the MLA-type instruments alloi.s only about 20
to 40µm tolerance at best, to be divided among all the structures which position
the detector elements with respect to the telescope. It will almost certainly be
necessary to fine tune the position of each detector package after assembly of the
instrument. This means that the mechanical path from the detector elements to the
reference mounting surface must at least be very stable. All the package config-
urations considered here are similar in this respect.
5.6.2 Proposed Focal Plane Packages
Two different packages have been suggested for the MLA-type focal planes
with multistripe detectors and backside illuminated detector chips — one by RCA
and one by BASD. The principal difference is the ease with which filters can be
included.
5.6.2.1 Proposed RCA Focal Plane Package
RCA's detector package is shown in Fig. 5-17. Note that multiband filters
would have to be positioned at the bottom of the deep (6 mm) stepped recess which
admits light to the package. The advantage of this packaging method is that the
butting of the detector chips can be done directly on the flat surface of the package,
and is therefore simpler than that for the BASD study package.
5.6.2.2 BASD Study Suggestion
The BASD package scheme is shown in Fig. 5-18. This method would use
"bump-bonding" to deal with back-illuminated detector chips. This method
of interfacing back-illuminated CCDs is commonly used in the IR hybrid array
business and is well proven and reliable. In this approach the physical mounting
of the chips is through the electrically active side, leaving the backside (the
optical input side) free of packaging incumbrances. Potentially this offers more
flexibility for the inclusion of multiband filters.
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A disadvantage is that the detector chips have to be "bump-bonded" to a
carrier which then has to be attached to the mounting surface in the butting
process, adding an extra fabrication step. Rockwell is experienced with the
bump-bonding technique and claims that when indium bump-bonding was first
proposed they were worried about the reliability, but their experience has been
that it is simple and is the most reliable step in the whole process of making
hybrid arrays for operation at cryogenic temperatures.
5. 6.3 Some Approaches to Filter Packaging — RCA Baseline
5.6.3.1 Filters on the Detector Chips
This method positions the filters as close as possible. As shown in the previous
section, the detector chip can be the standard thickness of 250 to 500µm, or even
more if desired. This approach was rejected because the yield multiplication for
the filters and the detectors would make the filter/detector yield prohibitively l;,w.
This option is also not very exciting for interchangeable filters, unless the entire
detector/filter package is exchanged.
5.6.3.2 Filters (Modules) on Glass Clued to Detector Chips
Each module would consist of a detector chip glued tD a filter "chip" of the same
size. When the modules are butted together, the glass filter substrates are also
butted together causing some vignetting and crosstalk at the glass-to-glass inter-
face, as shown in Fig. 5-19a. However, this approach allows no interchangeability
of filters.
5.6.3.3 One Long Filter With Chips Glued in Place
This method is very similar to the previous one except that the filter is one
plece. This raises yield questions which are difficult to evaluate. Also, one long
filter is harder to fabricate than short segments, but there is no vignetting as
in the previous method. Again, there can be no filter interchange without re-
placing the whole package.
5.6.3.4 Filter Attached to the Package
In this approach the filter (presumably one long substrate) is attached to one
surface of the package (see Fig. 5-19b). The filter needs to go at the bottom of
the recess in the RCA package. It could go on either side, but there seems to be
no advantage to putting it on the inside. In the RCA package this approach pre-
sents some difficult machining problems. This gap between the filter and the de-
tector chip can be no more than 500 µm if air spaced and no more than 1.7 mm if
silicon spaced. The RCA package is baselined to be silicon and the thickness of
the plate on which this mounting will occur is baselined to be 6 mm thick..
Since silicon is quite transparent at the SWIR wavelengths, the plate does not
have to be machined completely through as shown in Fig. 5-19c. The surfaces in
the optical path would have to be well polished and perhaps antireflection coated.
It would allow one to use the maximum allowable gap of 1.7 mm.
For ground interchangeable filters there would need to be some type of non-
permanent alignment and attachment material at the bottom of the recess. For the
goal of flight interchangeability this approach appears hopeless.
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a. Detector chip glued to a filter of equal size.
GLASSSUBSTRATE
WITH FILTERS
14\DETECTOR
CHIP
b. Attached filter showing gap between it and detector chip.
GLASS SUBSTRATE
WITH FILTERS
qK^I DETECTOR
CHIP
c. attached filter showing no gap between it and detector chip.
Fig. 5-19. Filter packaging approaches.
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5.6.4 Filter Packaging — BASD Study Baseline
The major difference from the RCA package is that the optical input side of the
detector chips (the "backside") is accessible, since the mounting surface is not in
the way. In principle at least, this makes filter placement much simpler.
With this approach the package can be left open, giving direct access to the
optical-input side of the detector chips. This is perhaps the only way to even
approach flight interchangeability of filters with multiband or multistripe focal plane
packages. Leaving the package open is, however, not desirable, especially in the
SWIR which is cooled to cryogenic temperatures and is in an evacuated enclosure.
The filter manipulating mechanise; would have to be in the vacuum cryostat enclosure.
5.6.4.1 Filters on the Window
This is the approach suggested by BASD in the Instrument Definition Study
Report. At that time it appeared to be the most viable approach from the point-
of-view of filter implementation. The package is shown in Fig. 5-19b. The key
feature is that the filter substrate (window) is not used to mount the detector chips.
The window serves only to seal the package and carry the filters on its inside sur-
face, which is ideally situated to this job,
For non-interchangeable filters the window would be permanently sealed. To
achieve ground interchangeability the window attachment could be nonpermanent
(e. g. , low-temperature solder or elastomer gasket) . For a non.hermetic o,: vented
package the window could be clipped on in some mechanically stable way.
5.6.4.2 Filter/Detector Module
This would use filter/detector modules similar to those discussed in Section
5.6. 3.2. There would be no advantage in using the bump-bonding approach over
the RCA baseline package. The filters would not be interchangeable.
5.6.4.3 No Window — Open Package
This one is mentioned only for the sake of completeness. Without a window
there would be free access to the detector chip, and it would be possible to swing
different filters in and out and place them close to the detectors with some skyhook
which, for the SWIR, is in the cryostat enclosure.
5.6.5 Spectral Flexibility Without Filter Interchange
An instrument approach having spectral flexibility approaching that of an
imaging spectrometer is under study now at BASD. This approach would use a
beamsplitter to divide the telescope beam into broad spectral ranges. These
outputs would fall on focal plane assemblies with fixed multistripe filters. For
example, four beamsplitter outputs each with a four-stripe filter/detector package
would give 16 possible spectral bands. Band selection would be done electronically
and determining which bands to telemeter would be commandable from the ground.
I^
I
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This approach appears to be much simpler, to have less risk, and to be less
expensive than the imaging spectrometer approach. It could easily be built in an
inexpensive prototype MLA mode for proof of concept. For example, one might have
no beamsplitter and one filter /detector assembly, with selection among the four
possible bands by ground or shuttle command. This concept is continuously
expandable up to any desired number of spectral bands.
!	 5.6.6 Conclusions
It appears that the only conceivable way to combine a multistripe focal plane
with flight interchangeable filters is with an open focal plane assembly, Le. , one
in which the detector chips are exposed to alk w some mechanism to swing filters
out and in to within the necessary spacing limit. This approach might be imple-
mented for the VIS/NIR focal plane, but for the evacuated SWIR focal plane at
cryogenic temperature it seems out of the question.
Ground interchange of the multistripe filters is much easier ( and cheaper)
than flight interchange and can probably be implemented with either the RCA
baseline package or the BASD study baseline. Of these two the BASD package
seems to be much easier to implement because the optical input side of the detector
chips are not used in the mounting of the chips.
Noninterchangeable multistripe filters can probably be done with either pack-
g	 age approach. The easiest method seems to be with the BASD package having
E[	 filters on the inside of the window.
Interchanging filters might be most easily done by changing the entire dete.s-	 Ifor assembly with filters included, since to do the ground interchange the assemblies
would have to be removed anyway. This would of course require an assembly for
each filter combination desired, making this option relatively expensive.
Doing away with stripe filters would make the goal of mechanical flight inter-
change easiest to achieve. In this approach each detector assembly would be used
for only one band at a time. Since the filters do not have to be extremely close
to the detector chips, there would be many more options for their location and the
tolerances would be much relaxed. This approach would not fully utilize the dual-
stripe chips which RCA is currently planning. They might be used to give redun-
dancy however. The instrument for such an approach would employ beamsplitters
as proposed by BASD and others in the Instrument Definition Study.
Mechanical interchange of filters in flight does not appear to be a sensible
approach to spectral flexibility for the MLA instrument. Electronic selection of
spectral bandpasses for telemetry is much superior. This can be readily done
with multistripe focal plane assemblies such as those being developed by RCA,
nse than an imaging spectrometer.
y^_a
ra	 Section 6
BENCH TEST AND CALIBRATION EQUIPMENT
6.1 TEST ELECTRONICS OVERVIEW
A preliminary test electronics block diagram is shown in Fig. 6-1. The
^i	 important feature in the block diagram is the use of optical couplers between
the TTL electronics and CCD electronics. The intention is to isolate the
+5-V power supply and TTL logic completely from the analog electronics. At
the outside of the CCD cold chamber will be a correlated double sampler (CDS)
preamplifier. The preamplifier 's purpose is two - fold. First, it will minimize
the pickup that the signal encounters due to appreciable lead length at rela-
tively high impedance. Secondly, it will have a very low output impedance
which will have the capability of driving a 2-foot coax with minimum pickup.
To maintain the benefits of minimized pickup care will be taken in establishing
the grounds of the data acquisition system and the CDS circuitry.
The power conditioning utilizes double regulation for the driver, bias, and
CDS boards. The timing and control board will have its own +5-V supply to
reduce analog signal contamination from TTL switching circuits. Figure 6-2
illustrates the system power conditioning.
6.2 TIMING AND CONTROL
The basic philosophy incorporated in the design of the timing and control
circuitry was one that would give the test engineer a degree of flexibility in
'	 exercising the various functions and evaluating the line sensor. 	 3
To operate the sensor array, nine timing pulses are essential. They are
hT' ^2T' 01S' 02S' E RG' ^S1' O TR1' OTR2 	 and ^TR3'
The first four of these are required for CCD clocking. Pulse 0	 resets
n	 the output floating diffusion after each pixel is read out. Pulse ¢ Rfltrobea
an electrical "word" (0 D ) at the input of the CCD register, and 41 4 (O TR1 , OTR2,
^TR3) "dumps" the 51?-pixel infrared signature into the CCD for serial
readout.
Three other timing waveforms are needed for overall system operation. The
previously mentioned FWD is inputted to the CCD and serially clocked through
the 512 - stage register and readout. It is used in evaluating the CCD transfer
I	 inefficiency. The timing and control board will contain a 5-pole switch so that
r	 OWD can be chosen from five different pulse rates. The last two pulses, ^CLP
?	 and OSM , will be used on the CDS board and are essential in performing the
CDS function.
i Some flexibility has been built into the location of 0gGt ^S1, 0TR . Thesepulses, through switch selection, can be placed anywhe a in one CCD clock
cycle and have arbitrary width. These can be seen as the dashed waveforms
in Fig. 6-3. In addition, fTR can be set for integration times equal to 512 times
the CCD clock period, 1024 times the clock period, and 2048 times the clock period.
For evaluation of the imager at multiples of the nominal integration period this cor-
responds to integration times of 1 . 8 ms, 3.6 ms, or 7.2 ms.
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Fig. 6-3. CCD clocking scheme.
An option built into the CCD transfer clocking scheme is the choice of 2-phase
or 4-phase operation. The relationships of hT ,
 *'2T , ^1S, and ^2S for 2- and
4-phase clocking are shown in Fig. 6-3. These two approaches will be evaluated
in an attempt to find the technique which optimizes CCD performance.
When operating the CCD in the 2-phase mode, the adjacent clocks (charge
sending and receiving well, respectively) ¢1T and 015
, 42T and 0 28 will have in-
creased edge overlap. in normal 2-phase complementary clocking the adjacent
clocks overlap at the 50% point as shown in Fig. 6-4A. Published literature in-
dicates that one method to improve transfer efficiency is to create th:: receiving
well before the sending well has collapsed. This means that our overlap point
changes from 50% to 75% as shown in Fig. 6-413. The 75% complementary overlap
clocking scheme will be implemented on the TA11567 SWIR tester and then evaluated
It is theorized that this further effect will enhance device operation.
Three different methods were proposed in the design of the timing and
control circuitry. The first and most direct approach was to use standard TTL
gates and switches and have limited system flexibility. Along with limited
flexibility, the chip count of at least 30 made this approach undesirable. The
second method using an EPROM to store waveforms and a RAM to read them
out decreases the overall number of chips by 30% and gives the requlred
flexibility. However, EPROM programming of waveforms is difficult. The third
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Fig. 6-4. Complement ary clocking for 2-phase operation.
method, the one chosen, will use two field programmable logic arrays (FPLAs).
This method was selected because it gave the required flexibility and reduced chip 	 j
count, as in the EPROM method, but it also lends itself to relatively easy firra-
ware programming (because it is a matrix of AND-OR gates and not addressed
memory locations). The FPLA approach has been previously used in other 	 4
Government contracted IRCCD systems. The main disadvantage of this method
is that the FPLAs introduce small variable propagation delays due to the ran-
domness of the blown AND-OR gates. This problem is alleviated by placing
flip-flops at the outputs of the FPLA and reclocking these signals on the nega-
tive edge of the master oscillator (MO). This scheme introduces a small
synchronous delay (100 ns) relative to the data acquisition circuits and is me
seen as a problem. The two incoming signals are the master oscillator at a
nominal rate of 4.5 MHz and the clear line. These signals originate in the data
acquisition system and synchronize the CCD timing. A preliminary schematic
is shown in Fig. 6-5.
6.3 DRIVER BOARD
This board will take the TTL level waveforms $ 1T , 4 2T ,	2S- ^TR1,
fTR2, QTR3, ^ g G I ^S1, and MD and convert them to MOS levels which have pulse
amplitude controls from 0 to 12 V and offsets from - 15 V to +5 V.
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Fig. 6- 5. 'Timing and control functiontil schematic.
Since it is ultimately re"l -ired to drive five dUld-band line arrays, each clock
priase will drive zn equivalent of 10 register hate loads. The gate capacitEnce
for a typical clock phase is:
•	 Poly -to - substrate	 0. 23 pF /mm,'
•	 Poly-to-poly	 --	 0.083 1A. 111111
Using the upper limit CCD register dimensions, the gate capacitan(-.e is calculated
as
0.23 pF
	 1 mil`
TC to = ( 106 u m + 24 a m) (10 ,j m) x 51'2 staj4 ^s x `—A— x	 = 245 pFE;	 s	
mi12	 6L5 ^; m2	
1
0.0 8 3 pF	 1 ►ni12
TC s to s = 2 ( i06 v m * 24 v m) (3 u m) x 512 stares x	 2	 x —	 2 = 13.25 pF
	
m.1	 625 u m
The total maximum capacitance load on an NIOS driver is thus
T cd = 2 bands x 5 chips x ( 245 pF + 13. 25 pF) /chip-band = 2500 pF.
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The total AC power dissipation is = CV2F
_	 (2500 pF) (400 V 2 ) (300 kHz)
300 mW
The clock driver chosen is the National DS0026J. To evaluate its drive
capability with a 2500-pF load and 300-mW power dissipation a test circuit was
built. Three different capacitance loads were used: C = 0 pF, 1800 pF, 2800 pF.
As seen in the photograph y in Fig. 6-6, the edge speeds for CL = 0 pF, 1800 pF,
2800 pF are 20 no, 60 ns, 110 ns, respectively. For the 2500-pF requirement
the edge speeds will not adversely effect CCD performance. In fact, the CCD
clock phases generally have between 50- to 200-ns rise/fall times. The power
dissipation for DUAL packaged drivers is approximately 700 mW and will probably
need heat sinking. The total driver board dissipation: will be about 3 W.
6.4 BIAS BOARD
The bias board will supply the DC biases for the u;:tput amplifier and DC
biases for clock phase offsets. It is proposed that certain biases be current
buffered in a further effort to reduce common-mode noise pickup. A typical
configuration using the LH0002 current buffer is shown in Fig. 6-7.
6.5 CORRELATED DOUBLE SAMPLER
There are two primary reasons to use a correlated double sampler (CDS).
The first is that the CDS technique reduces 1/f and low-frequency noise from
the on-chip amplifier. The second is that it eliminates "reset" or "KTC" noise
from the on-chip resettable floating diffusion. The CDS stems for the contract 	 C
are being developed by Ball Aerospace. 	 9
6.5. 1 Preamplifier Design
The preamplifier has a low-noise differential FET pair for the input amplifier.
The gain of the input cascode stage is about twenty. At this gain the CDS system
noise is determined primarily by the input FET pair. An operational amplifier	 q
provides a large open-loop gain. The output is buffered by a unity gain power
buffer. This buffer allows the preamplifier to drive low-impedance loads.
The input signal is attenuated by a step attenuator to allow control of the
signal amplitude. A step attenuator is used because the input amplifier becomes
unstable at low gains. The preamplifier gain is adju3table from zero (a calibrate
position) to twenty in the following sequence: one, two, five, ten, and twenty.
Figure 6-8 shows the preamplifter schematic.
The preamplifier has the following characteristics:
I. Gain: 20 (maximum).
2. Input noise: less than 10 pV rms (input referred). 	 u
3
3. Bandwidth: 700 kHz at the 3-dB point.
r}4. Power: plus and minus 15 V.
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Fig. 6-6. Edge response for different capacitive loads.
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Fig. 6-7. Typical bias configuration for current buffer.
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Fig. 6-8. Preamplifier schematic.
6.5.2 CDS Design
The input stage of the CDS (shown in Fig. 6-9) consists of Al and its
associated components, including the input attenuator. It is similar to the
preamplifier except that no transistor buffering is required since the noise of
this stage is quite small compared to the noise at the input of the preamplifier.
The maximum gain of this stage is ten. The gain steps are: one, two, five,
and ten. A bandwidth limiting capacitor has been placed in the feedback
loop to limit the high-frequency bandwidth of the system.
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The second stage of the CDS consists of SW1, Q1, and A2. SW1 provides
DC restoration when the clamp signal is present. Q1 reduces the effect of the
i	 input leakage current of A2. A2 increases the open-loop gain of the second stage
F
	
	 and lowers the drive impedance to the third stage. This stage has a gain of
one.
The third stage consists of a buffered operational amplifier and an analog
switch. This stage is the "hold" of the "sampl A -and-hold." The analog switch
is used to disconnect the integrating capacitor in the "hold" mode, and Q2 pro-
vides the buffering to reduce the input leakage of A3.
The second and third stages together are a "clamped sample-and-hold."
The second stage clamps input of the third stage to zero during the clamp pulse,
and the tturd stage samples the voltage during the next sample pulse and holds
the change in voltage until the next sample pulse.
The fourth stage consists of A4 and A5. This stage is used to buffer the
signal from the output of A3 and can also be used to invert this signal. A5 in-
creases the drive capability of the CDS. This allows the use of positive or
negative signals to drive the external analog-to-digital converter or video pro-
cessor.
A baseline stabilization stage consisting of SW3, A6, and A7 is provided to
correct for drift. "Over-clocked pixels" are used to provide the reference level.
A6 provides a variable DC reference to A7. SW3 is used to gate the over-
clocked pixels to the integrator A7. A baseline restore signal must be provided
when over-clocked pixels occur to use this feature.
The reference voltages for the integrator are derived from a precision 	 I
voltage source, REF1, and an inverting amplifier. A8. These voltages are
plus and minus 10 V nominal and are quite stable.
The control signals are fed through optical couplers OC1, OC2, and OC3
to a TTL to a CMOS level converter, LC1, LC2, LC3, and LC4. The output of	 a;
these level converters are fed to the analog switches used to control the signal
processing of the CDS. This was done to eliminate potential ground loops on the
	
j
control signal lines.
Logic supply voltages are provided by separate zener diode supplies. This
was done to ensure that there could be no interaction between the logic and
the analog portions of the CDS.
6.5.3 Correlated Double Sampler Performance
Acceptance testing of the bread board Ball Aerospace correlated double
sample (CDS) was conducted at Ball Aerospace Division (BASD). The circuitry
	 j
was evaluated for noise reduction performance utilizing the high-density IRCCD
test chip (TA11395). The noise level at the output of the CDS was measured
first with the two-stage surface-channel floating diffusion amplifier connected
	 I
and then the single-stage buried-channel floating diffusion amplifier connected.
3
1
i
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Both measurements were done at room temperature with the floating diffusion
reset FET clocked at a rate corresponding to a 1.8-ms integration time. The
measurements were made utilizing a multichannel analyzer. The measured
performance is detailed in Table 6-1.
TABLE 6-1. MEASURED PERFORMANCE
Amplifier Without CDS* With CDS
Surface Channel 320 a 110 e
FD Amplifier
Buried Channel 128 a 35 e
FD Amplifier
Note: Conversion factor 1.15 u V /e
*Measured at Advanced Technology Laboratories
As indicated, the CDS reduced the surface-channel floating diffusion amplifier
noise from 320 rms electrons down to 110 rms electrons. The CDS reduced the
buried-channel amplifier KTC and 1/f noise to an impressive level of 35 electrons
rms. This performance indicates that (1) Ball has provided a high-performance
CDS signal processor; and (2) the choice of the buried-channel amplifier is
indeed justified. One further observation should be made. The SWIR proposal
estimate for the CDS processed floating diffusion amplifier noise was 100 electrons
rms; thus, we have exceeded the design goal.
The test conditions are detailed in Table 6-2. The test configuration is
shown in Fig. 6-10 and Fig. 6-11. The details of the initial test results are
shown in Table 6-3 along with a summary of these measurements.
TABLE 6-2. TEST CONDITIONS FOR TA11395 (G54) WITH CDS PROCESSOR
330-kilopixels/s readout rate
VD1' VD2 , VDR: 16 V
VGG' VSS: Ground
Vsub' -0.10 V
ADC' -6 V
ERG' "'0.5 to +15 V, 200-ns width
Note: The output serial register was
unclocked .
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PREAMPLIFIER
FIXED NOISE
14-- y X2D	 TO CDS
20K
Preamplifier noise, referred to preamplifier input, depends
on preamplifier gain setting tattenuator setting).
Fig. 6-10. Preamplifier gain adjustment.
CLAMP SAMPLE
	 MULTICHANNEL
i	 ANALYZER
FROM CHIP
CDS
SCOPE
Fig. 6-11. Test configuration.
6.6 CCD OPERATING POTENTIALS
Tables 6-4 and 6-5 show the voltage range requirements for the 512-stage,
dual-band short wave infrared sensor. Ter, AC clocks with amplitude and offset
control are required for proper -operation. $ 1S , }T , ^2S, and ^2T are thefirst and second poly-silicon storage and transfer gates responsible for clocking
charge serially through the CCD. r RC resets the output floating .diffusion.
Three gates — m TR1, ^TR2, and ^TR3 — are located between the CCD and the
detector elements. These are used to "dump" the infrared signature into the
CCD registers. Through proper biasing of these three gates, charge skimming
or pulsed vidicon operation are possible. 
`4S1 is a strobing clock used when
injecting charge into the CCD register, p ly is a periodic pulsed waveform with
varying amplitude, offset, period, and duty cycle. It is injected through the
input stage at G I . Proper biasing of BSI and FWD is necessary to make transfer
efficiency measurements as well as other tests.
The remaining biases of the CCD are DC. VG2 is an input stage. bias. VDC1
and VpC2 are located before the floating diffusion and are used to ensure charge
from the CCD is properly injected on to the o-,atput floating diffusion.
6-14
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TABLE 6-4, DUAL-BAND SENSOR CLOCK BIAS RANGES
Clock Offset Range (V) Amplitudes (V)
^1S V'1SB (0 1 -12) VCLK (0, 16)
^1T V1TB (0, -15) VCLK (0, 16)
^2S V2SB (0, -12) VCLK (0, 16)
^2T V2TB (0, -15) VCLK (0, 16)
E RG VRGB (-12, 6) VRGA
	
(0, 12)
^TR1 VTRB (-12, 6) VTR1A (0, 20)
^TR2 VTRB (-12, 6) VTR2A (0, 20)
^TR3 VTRB (-12, 6) VTR 3A (0, 20)
^S1 VSIB (0, 16) VS1A (0, 16)
ND (G1) VWB (-4, 4) VWA (0, 5)
OLTAGES
urge
10, 10)
12, 12)
12, 12)
12,0)
UB , +15)
12, 20)
12, 20)
12, 20)
o, 0)
i
i
aI
t'J
#!±^t X36.. ^'.
	
l^•
VFS, the field shield voltage, which biases the regions between the indi-
vidual detector elements, is used to minimize detector crosstalk. VE D , edge
drain bias, minimizes the dark current generated at the silicon butt edges
due to device sawing. VRDC , a gate located between the reset channel and VDR
(the reset drain) , is biased so that the output floating diffusion is properly
reset. VDD is the output amplifier drain voltage, SUB; the substrate potential
is usually biased around ground.
6.7 BENCH TEST AND CALIBRATION OPTICAL EQUIPMENT
The test configuration to be used in measuring the transfer characteristics,
response uniformity, signal-to-noise, and dynamic range is shown in Fig. 6-12.
In this arrangement three different bandpass filters — 1.2 to 1.3 um, 1.55 to
1.75 um, and 1.55 to 1.75 um — are used to define the spectral bands of
interest; the irradiance at the detector array is varied by the aperture wheel
and neutral density filters. Measurement of detector irradiance requires placing
the detector head of the calibrated radiometer at the same distance from the
source as the detector array. In the actual substitution, the source rather
than the detector array will be moved since the detector array will be'contained
in the cold head of the cryogenic cooler.
1
BANDPASSFL
NO FLTR(S)'
APERTURE (al
WHEEL
SOURCE (a)
ENCF1
KW
RE
URCE"
OW OR
 TUNG
LOGEN
I
	 RADIOMETER* I
1	 CONTROLLER	 I
1 & READOUT
	 IJ
CHOPPER*
	 r—__J 1
I I ELECTRICALLYII I	 CALIBRATED	 I
I I I RADIOMETER I
L.j
ARRAY
UNDER
TEST
ADDITIONAL AUX. EQUIP.'
CONST.	 • REF BET., PbS TE COOLED, 1.0 TO 3.0 Mm
CURRENT	
• COLLIMATOR, 9 IN DIAM, 63 IN FOCAL LENGTH
P1UR	 ' HAVE	 • FRONT SURFACE MIRROR, 9 I X 91N
SUPPLY(SI^ **ORDERED	 • X•Y STAGE,(o) TO BE BUILT	 • CRYOGENIC COOLER, CTNLAKE SHORE
Fig. 6-12. Basic test configuration for ieasurement of transfer
characteristics, response uniformity, signal-to-noise,
and dynamic range.
I
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With the exception of the three bandpass filters, all of the equipment
(purchased as part of the RCA Capital Expenditure Budget) has been received.
The three custom-made bandpass filters were ordered on 1December 1982 and
their completion is expected shortly. The enclosure which contains the
tungsten-quartz halogen lamp has been designed and will be built by RCA.
"
	
	 The irradiance in each of the three spectral bands resulting from the
200-W quartz halogen source is shown in Table 6-6A at both 50 cm and 150 cm
from the source. At the 150 cm, the irradiance exceeds the workiner level
irradiance (WLI) of each of the bands and, accordingly, neutral density filters
and/or adjustment of the distance would be required to attain WLI. The 1000-W
source is intended, principally, to provide sufficient irradiance at the detector
array to determine the saturation irradiance while maintaining a source-to-array
separation large enough to assure uniform illumination across the array. As
may be seen in Table 6-613 , even at the relatively large separation of 300 cm,
the detector irradiance in each of the bands exceeds two times the minimum
full-scale irradiance (MFSI) by a comfortable margin. In fact, at 150 cm the
200-W sourc, may also be used for measurements at and around MFSI.,
TABLE 6-6. IRRADIANCE AT SELECTED DISTANCES FROM SOURCE IN
EACH OF THE THREE SPECTRAL BANDS FOR 200-W AND
1000-W QUARTZ HALOGEN LA01PS
A. STANDARD Of SPECTRAL IRRAD. 200W OUARTZ HALOGEN
OPTRONIC LABS. MDL 2208 (PWR SUPPLY MO D EL 65)
CALIBRATED AT 50 cm & 6.50 Adc
I@50 Cm I@150 Cm WLI
BAND (µm) (pW/Cm2) (pW/Cm2) (pW/Cm2)
1.2.3.0 394 44 9.2
1.55. 1.75 478 53 7.2
2.08.2.35 305 34 3.5
B. STANDARD OF SPECTRAL IRRAD. 1000W QUARTZ HALOGEN
OPTRONICS LABS MDL 200H (PWR SUPPLY MODEL 83 DS)
CALIBRATED AT 50 Cm & 8.00 Adc
I@50 Cm
	
I@300 Cm
BAND (pm) (mW/Cm2) (pW/Cm2) 2X MFSI
1.2 . 1.3 2.09 58 28
1.55 .1.75 2.50 69 22.4
2.08.2.35 1.59 44 12.6
i
a
i
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VThe characteristics of the calibrated pyroelectric radiometer, the neutral
density and spectral bandpass filters, and of the source enclosure, all of
which are to be used in the basic test configuration of Fig. 6-12 are summarized
in Table 6-7. A listing of other in-house equipment planned for use in array
testing and in the evaluation and image making phases of the program is given
in Table 6-8.
6.7.1 Bench Test and Calibration Equipment Scene Simulator
To produce imagery from a 512-stage line array it is necessary to scan
an image using a mirror (rotational scan) as shown in Fig. 6-13a or move the
image across the face of the array (translational scan) as shown in Fig. 6-13b.
Rotational sjeans can cause slight aberrations because the effective distance
(image to iens) changes as a function of mirror angle. Translation scanning
has the disadvantage of limiting one's choice of targets. However, this method
is similar to a satellite-type scan and may be more appropriate to analyze.
After choosing between rotational scan and translational scan, it is possible
to implement either in a digital mode (using a stepper motor) or an analog
mode. Use of a stepper motor would produce imagery that could require hori-
zontal filtering, whereas the analog scan would tend to smooth the image in
the direction of the scan.
Use of analog scanning in the SWIR bench test and calibration equipment
laboratory would introduce a difficulty. The computer which processes these
data accepts a maximum of 32K pixels and then performs some minor "housekeeping"
functions before accepting another 32K pixel burst. Therefore, only 64
(64x512 = 32K) continuous lines can be accepted per scan. To produce a
512-x-512 image would require eight scans. Synchronizing electronics would
have to be built so that the 64th line of the ith pass would L : adjacent to the
first line of the (ith + 1) pass.
In specifying stepper stages for translational and rotational scans it is
first necessary to calculate the minimum resolution. For the rotational scan,
the minimum resolution, Rr, is:
R  = 0.11°/step
The minimum translational resolution, T r , is:
Tr = 0.5 mm /step
Another important scanner specification ib the single-step settling time for
stepper stages. Nominal settling times are 2.5 ms. Under this restriction
the array would integrate (1.8 ms) and dump three lines. The first two lines
would be ignored since they occur during the settling time of the step; the
third valid dump would be read to the computer.
I
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TABLE 6-7. CHARACTERISTICS OF RADIOMETER, FILTERS, AND
SOURCE ENCLOSURE
• ELECTRICALLY CALIBRATED PYROELECTRIC RADIOMETER
• LASER PRECISION MDL RS-5900 OPTNS RJI .700 (BCD-S/P),
& RSV (EVACUABLE PROBE)
• NBS TRACEABLE CALIBRATION
• MIN, IRRAD. 20 "W/Cm 2, MAX IRRAD. 200 mW/Cm2
• PROBE LITHIUM TANTILATE PYRO, 0.6 Cm 2, SUPRASIL WINDOW
• CHOPPER, FIXED SPd.,15 Hz
• READOUT, TUNED LOCK-IN VM NULL DET & MICRO-PROC. MEAS, &
CNTRL WITH BCD SER. TO PARL. CONVERTER
• NEUTRAL DENSITY FILTERS
• SET OF 7, 0.1, 0.2, 0.3, 0.4, 0.5, 1.0 & 2.0 (2 1 N X 2 1 N)
• TRANS. MEASURED F RM. 0.6 µm TO 2.60 µm
0=0.1	 D=0.5	 D=1.0
(µm)	 (0.794)	 (0.316)	 (0.10)
1.25	 .850	 .360	 .108
1.65	 .870	 .380	 .008
2.20	 .863	 .386	 OB7
• BANDPASS FILTERS (ORDERED)
• 1/2 PWR. PTS. TO ± 2%,	 • SLOPES 6%
• OUT OC BAND REJ, <10 .3, • SIZE 2 IN X 21N
BAND	 TRANS.
(µm)	 (%)
1.20. 1.30	 50
1.55. 1.75	 60 TO 70
2.08.2.35	 60 TO 70
• SOURCE ENCLOSURE (TO BE BUILT)
• SIZE, APPROX 5x5x14 IN
• MTL, BLK. ANDIDIZED AL. EXTRO. HT . SNK TYPE
• APERTURE WHEEL OR INSERTS BUILT-IN
• AIR COOLING WITH BUILT-IN BLOWER
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TABLE 6-8. OTHER IN-ROUSE EQUIPMENT PLANNED FCR AR'iAY
TESTING AND EVALUATION
• MONOCHROMATOR (SPECTRAL RESPONSE TESTS)
• SPEX MODEL 170041
CZERNY•TURNER TYPE, 76 em FOCAL LENGTH, F16.6
GRATING 600 GROOVES/mm, COVERAGE 02 TO 2.8 µm
MOTOR DRIVE (SERVOTEK FOR SPEX) MODEL 1613
• VARIABLE SPEED CHOPPER (TEMPORAL RESPONSE)
• PRINCETON APPLIED RESEARCH - PAR 126
• PHASE LOCKED VARIABLE SPEED CHOPPER DRIVER - PAR 222
• POINT SOURCE (CROSSTALK/BLOOMING, & DETECTOR PROFILING)
• TROPEL MODEL 2001, WITH 46W QUARTZ HALOGEN LAMP
• PIN HOLE APERTURE WHEEL (26, TO 800pm, 7 STEPS)
• 6µm PROJECTED PINHOLE DIAM., 60µm APERTURE & 32 mm OBJECTIVE
• 160pm PROJECTED PIN HOLE DIAM, 800µm APERTURE & 32 mm OBJECTIVE
• LENS (IMAGEW
• RESEARCH OPTICAL GROUP
• 100 mm FOCAL LENGTH, F/1.50,67 mm DIAMETER
• TRANSMISSION 90!6,1.20 TO 4.80µm
• MOTOR DRIVEN ROTATING DRUM (IMAGERY)
• RCA AWEMBLED
• USED IN ESSWACS PRELIM CONCEPTS EXPERIMENTS
\of
9f
Oq
w	 52.•	 {
12..	 ` .PC9Z
/T,
906
LEN
^ DETECTOR
52" CORRESPONDS TO 115, E]•mm LENS
a. Rotational scan.	 b. Translational scan.
Fig. 6-13. Scanner geometrical requirements.
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Shown in Table 6-9 is an initial compilation of instrumentation available
to perform the various options. The most attractive approach to date is the
purchase of the Daedel Inc. , PC-209 stage driver. This driver has the ability
to drive translational and rotational stages continuously or stepped.
Further investigations into the system specifications are necessary. A
further study of the tradeoffs will be done before committing to an individual
method of scene simulwtion. Some tradeoffs are cost, ease of implementation
of chosen method, quality of imagery, and the importance in producing imagery
similar to a satellite-borne system.
TABLE 6-9. AVAILABLE INSTRUMENTATION
Translation Rotation
Analog Stepper Analog Stepper
Klinger UT-100P UR-100P
2.5 ms 0.016/step
2.5 ms/step
Daedel PC-209 PC-209 PC-209 PC-209 Driver
43021 Stage 20601 Stage
Ardel TD-50M RTM-175
1-pm 0.1° /step
resolution
General 030011 G 300P Scanner
Scanning AX-2000 Driver
1`1
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APPENDIX A
SUMMARY OF THE MAIN PROPERTIES
OF Pt&Pd&Ir
Atomic No.
Atomic Weight
Melting Point
Soiling Point
Electronic Structure
Density gm/cm3
Etchant
Ir
77
192.22
24100C
41.300C
K2
Lag
Ls 6
Mp2
M 
s 6
On
N 2
N s 6
NP10
N 1.14
O 2
OS 6
Oa9
Of
22.61
Aqua-Regia
& Cone. H CI+
NaC103 at
125-1500C
Pt
78
195.09
17720C
3827 ± 1000C
K2Ls 2
Ls 6
Mp2
Ms6
On
N2
Ns6
N 10
N114
Oft
0s6
Oa9
Of
P 1
s
21.45
Aqua-Regis
Pd
46
106.4
15520C
31400C
K2
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Mp2
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Ma10
Pi 2
N s 6
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12.02
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Cor p .HNO 33 , HCl+C1 2
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APPENDIX B
Optical Properties of Pd-Crystal
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